-
divid5_VERILOG
VERILOG实现无分频时钟，包括测试文件，经过验证可用(VERILOG is no difference between the frequency of the clock implementation, including test papers, can be used after authentication)
- 2009-03-30 15:11:30下载
- 积分：1
-
hilbert_transformer.tar
hilbert 变换的vhdl源代码，来源于网上，本人也做过简单的8抽头的，但这个的算法还没搞懂，希望懂行的下载了研究一下，给个中文的简单的说明！(hilbert transform VHDL source code from the Internet, I have been a simple 8-tap, but even before they get to know this algorithm, I hope knowledgeable downloaded to look for a simple description of the Chinese!)
- 2020-10-19 21:37:25下载
- 积分：1
-
一个模拟视频输入转VGA视频输出的Verilog程序，视频解码芯片采用ADV7181B，VGA DAC采用ADV7123，强力推荐...
一个模拟视频输入转VGA视频输出的Verilog程序，视频解码芯片采用ADV7181B，VGA DAC采用ADV7123，强力推荐-an analog video input to VGA video output Verilog procedures, Video decoder chip used ADV7181B, VGA DAC used ADV7123, strongly recommended!
- 2022-03-07 12:48:23下载
- 积分：1
-
verilogdct
dct实现verilog hdl的数字图像处理，源代码(dct achieve verilog hdl digital image processing, source code)
- 2020-12-02 17:49:26下载
- 积分：1
-
SkanMean
Firmware for autotuning Sensor
- 2015-06-25 20:01:36下载
- 积分：1
-
stap_steering
这个verilong代码实现的功能是radar processing的功能。(This verilong code function is radar processing functions.)
- 2015-07-21 00:59:39下载
- 积分：1
-
这是一个verilog代码为根升余弦滤波器
this is a verilog code for root raised cosine filter
- 2022-05-25 01:29:30下载
- 积分：1
-
Avt_S6LX9_MicroBoard_UCF_110127
Avt_S6LX9_MicroBoard_UCF_110127，有关xilinx spartan6开发板的相关参考设计。(Adding Custom IP to an Embedded System, the relevant reference on xilinx design.)
- 2013-07-03 11:26:20下载
- 积分：1
-
pid-vhdl
基于vhdl的pid控制器设计，可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
- 2014-05-12 21:15:37下载
- 积分：1
-
用VHDL语言编写的AT24C02程序，并用数码管显示，本程序已经经过本人测试过，很好用...
用VHDL语言编写的AT24C02程序，并用数码管显示，本程序已经经过本人测试过，很好用-The AT24C02 is available VHDL language program, and use digital tube display, this procedure has been tested himself, very good to use--
- 2022-04-22 03:40:31下载
- 积分：1
