登录
首页 » VHDL » xilinx provided on the FPGA hardware design timing constraints of the amount of...

xilinx provided on the FPGA hardware design timing constraints of the amount of...

于 2023-06-26 发布 文件大小:1.28 MB
0 119
下载积分: 2 下载次数: 1

代码说明:

xilinx公司提供的关于FPGA硬件设计的额时序约束参考资料-xilinx provided on the FPGA hardware design timing constraints of the amount of reference material

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sig_detect
    使用信号功率计算,检测信号是否到达。从而控制后续模块,以减小系统功耗。(Signal power calculation, the detection signal to reach. To control follow-up modules to reduce system power consumption.)
    2012-08-08 15:30:13下载
    积分:1
  • verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7...
    verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7-8章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 7- 8
    2022-11-14 03:30:03下载
    积分:1
  • ALOHA
    this program is a simulation for Aloha
    2012-11-13 11:38:10下载
    积分:1
  • 扩频通信的Verilog工程
    扩频通信的Verilog工程,对从事无线通信的工程人员有参考作用。(Spread spectrum communication Verilog project, engaged in wireless communications engineering staff reference.)
    2017-06-11 10:29:12下载
    积分:1
  • 用VHDL编写的4、7、40、64、84计数器,可将程序中的具体数字设成任意值。...
    用VHDL编写的4、7、40、64、84计数器,可将程序中的具体数字设成任意值。-Using VHDL written 4,7,40,64,84 counter, you can program specific figures set to any value.
    2023-02-12 05:30:04下载
    积分:1
  • 基于FPGA的多路同步脉冲发生器设计1
    说明:  采用FPGA(现场可编程门序列)编写VHDL语言设计多路同步脉冲发生器,对信号进行分频处理,实现四路信号相位相差T/16和T/8的延迟相位输出,实现的四路脉冲与传统的脉冲同步器不同,它具有高集成度,高通用性,容易调整和高可靠性等特点。(Using FPGA (field programmable gate sequence) to write VHDL language to design multi-channel synchronous pulse generator, to divide the frequency of the signal, to achieve the four-way signal phase difference T / 16 and T / 8 delay phase output, the realization of the four-way pulse is different from the traditional pulse synchronizer, it has the characteristics of high integration, high-throughput, easy adjustment and high reliability.)
    2020-03-18 20:52:05下载
    积分:1
  • vhdl
    说明:  学习VHDL可以用得上,有很多实例,可以对照着自己写一些东西(VHDL can be useful to learn, there are many examples, can be done to write something)
    2008-10-31 20:59:04下载
    积分:1
  • 1路视频光端机的发射端,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...
    1路视频光端机的发射端,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES-The launch of a video PDH client, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-08-08 19:22:01下载
    积分:1
  • Wishbone dma ip core
    Wishbone dma ip core
    2022-01-26 04:18:15下载
    积分:1
  • CProgrammingforabsolutebeginners_WeLearnFree
    ebook verilog HDL programming book
    2015-12-04 14:39:40下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载