登录
首页 » VHDL » 我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证...

我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证...

于 2022-07-25 发布 文件大小:636.12 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证-I used to write VHDL sinusoidal, using FPGA internal ROM, has simulation testbench, you can run in Quartus. Yard has already been verified in the plates

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • acx735_usb_ddr3_tft
    说明:  USB传图至fpga板缓存至DDR内,FPGA再读出图像数据,显示在TFT彩屏上;(USB to the FPGA board cache DDR, FPGA read out the image data, display on the TFT color screen;)
    2021-01-30 18:06:45下载
    积分:1
  • fpga_pc_software
    计算机组成原理课程实验使用软件,Thinpad教学机教学实验软件 实现mips代码到机器代码之间的转换 实现本机和FPGA板的通信,将机器代码送入 可在本机编写代码送入fpga板的sram中,fpga板的cpu会运行(Computer architecture course experiment using software, Thinpad teaching machine teaching experiment software mips code into machine code conversion for communication between the machine and the FPGA board can be fed into the machine code written in native code into the fpga board sram in, fpga board cpu runs)
    2014-06-15 18:10:11下载
    积分:1
  • xilinx平台DDR3设计教程之仿真篇_中文版教程
    DRD3在Xlinix平台上的设计教程以及仿真(DRD3 design tutorial and Simulation on Xlinix platform)
    2018-11-02 11:18:06下载
    积分:1
  • 16QAM
    QAM调制模块,可用于Quartus仿真与fpga硬件实现。(QAM Modulation Mode, can be used for Quartus simulation and FPGA.)
    2013-12-27 10:01:48下载
    积分:1
  • mealy fsm 和moore fsm
    mealy fsm å’Œmoore fsm-mealy Fsm and moore Fsm
    2023-04-04 18:30:04下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-06-13 02:00:08下载
    积分:1
  • bark_filter_banks
    自写的巴克频带滤波器组代码,生成频带滤波器组。内涵debug:输出生成的滤波器(Barker band filter bank code that generates band filter bank. Connotation debug: output generated filter)
    2013-08-26 13:55:18下载
    积分:1
  • AD-conversion-using-LTC1298
    AD conversion using LTC1298
    2012-06-06 15:26:41下载
    积分:1
  • mypro_synfifo
    基于IP核RAM的同步fifo设计,工程使用Xilinx的开发软件ISE(RAM-based synchronization fifo IP core design, engineering, software development using Xilinx ISE)
    2020-09-22 01:27:56下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载