-
wishbone
wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
- 2012-12-05 12:22:24下载
- 积分:1
-
BoneMicoren
Bone microphnoe simulator.
this is a trial to de-noise the bone microphone signals.
This also utilizes om-lsa algorithm
- 2012-12-12 04:47:28下载
- 积分:1
-
用可编程逻辑器件实现PWM波形即PWM波形发生器
用可编程逻辑器件实现PWM波形即PWM波形发生器-Using programmable logic devices that realize PWM waveform PWM Waveform Generator
- 2022-07-21 11:20:43下载
- 积分:1
-
这是我准备电子设计大赛时,用VHDL写的一个自动打铃系统,很好的学习资料。...
这是我准备电子设计大赛时,用VHDL写的一个自动打铃系统,很好的学习资料。-This is when I am going to Electronic Design Contest, use VHDL to write an automatic bell playing system, a very good learning materials.
- 2022-02-03 18:02:55下载
- 积分:1
-
tlm
tlm基本框架,生产消费模型例子
tlm基本框架,生产消费模型例子
tlm基本框架,生产消费模型例子(tlm basic framework, examples of production and consumption model)
- 2010-01-27 17:31:47下载
- 积分:1
-
信号完整性,设计FPGA的基础
信号完整性,设计FPGA的基础-signal integrity, design based FPGA
- 2022-09-25 03:05:03下载
- 积分:1
-
SR_DDS
DDS信号源设计,有正弦波,方波,三角波,AM波,FM波,还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
- 2016-03-20 22:04:51下载
- 积分:1
-
gobang
一个用verilog实现的五子棋程序,用在fpga上,连接显示器,可选择与电脑对战或是双人对战,按wsad控制方向,回车控制落子,程序会自动判断输赢并显示结果(A 331 procedures implemented by verilog, used in fpga, connect the monitor, you can choose to play against the computer or a double play, press wsad control the direction, carriage control Lazi, the program will automatically determine the winners and losers and display the results)
- 2015-03-30 13:13:35下载
- 积分:1
-
this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...
this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering.
Here dataflow techniques and behavioural
-this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering.
Here dataflow techniques and behavioural
- 2022-05-22 09:03:05下载
- 积分:1
-
Ddiggitalfiili
数字滤波器的C语言实现,,包含高通、低通、带通滤波器
(The C language implementation of the digital filter, including the high-pass, low pass, band-pass filter)
- 2020-07-03 01:40:01下载
- 积分:1