登录
首页 » VHDL » 基于FPGA的vga显示

基于FPGA的vga显示

于 2022-08-09 发布 文件大小:384.46 kB
0 37
下载积分: 2 下载次数: 1

代码说明:

实现基于FPGA的vga显示,亲测能编译得过,不同开发版应该要相应改动(PS: 不太了解)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • DE2
    DE2-70,NIOS reference file,
    2022-02-01 13:58:03下载
    积分:1
  • Auto Gain Control详细代码 AGC-simulink
    這裡提供Auto Gain Control 的詳細代碼與功能介紹(Here are details of the code and the Auto Gain Control Functions)
    2014-01-21 14:14:57下载
    积分:1
  • 实验九 计算机核心(CPU+RAM)的设计与实现
    计算机组成原理的CPU实验,基于quartus平台(CPU experiment of computer organization principle, based on quartus platform)
    2018-06-09 11:13:43下载
    积分:1
  • 发送卡
    led 发送卡代码(led send card verilog)
    2021-04-06 11:19:02下载
    积分:1
  • fpuvhdl_latest.tar
    浮点数运算的FPGA实现,包括仿真文件。(FPGA realization of floating-point operations, including the simulation file)
    2009-09-05 11:20:12下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • vhdl语言描述分频器,实现2、4、8、16……分频,经过实践
    vhdl语言描述分频器,实现2、4、8、16……分频,经过实践-description language VHDL divider, 2,4,8,16 ... ... realize frequency, through the practice of
    2022-10-30 11:40:03下载
    积分:1
  • pwm
    实现pwm波的输出,按键可调占空比的,可通过连接pwm输出值led灯以检测占空比的变化(To realize the output of the PWM wave, key adjustable duty ratio, but through the connection PWM output value led lamp with testing duty ratio changes )
    2020-12-20 21:19:08下载
    积分:1
  • mod3
    verilog源代码,实现两种方法的模3运算。(verilog source code,to implement the calculation of mod-3 by two means.)
    2011-12-24 10:23:40下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载