-
AD5791_spi
该代码为VHDL语言描述的AD579 SPI通讯程序，包括一些代码注解。(Thisis a SPI communication promgram of AD5791 designed with VHDL which compared with some discreption.)
- 2021-04-20 14:28:50下载
- 积分：1
-
rs_204_188----v1.0
RS 编码和解码Verilog Code, 实现了RS（204,188)的编码和译码；(RS Coding and Decoding Verilog code， implement RS（204,188) )
- 2021-03-25 20:29:14下载
- 积分：1
-
VHDL分频程序
我用的是二进制分频的方法，这种分频方法的分频只能是2n次方，有限制，但是很方便
- 2022-03-21 03:53:50下载
- 积分：1
-
CY7C68013A_board_test
该资料基于FPGA实现USB2.0的高速传输，即CY7C68013A芯片的数据传输，包括FPGA与上位机之间数据的相互传输，CY7C68013A的传输速率最高可达480M/S。(The FPGA-based high-speed data transmission USB2.0, that CY7C68013A chip data transmission, including the mutual transmission of data between the FPGA and the host machine CY7C68013A transfer rate up to 480M/S.)
- 2020-08-24 21:48:15下载
- 积分：1
-
061110061
在quartus平台下使用verilog语言编程实现简单的单流水线CPU，可以执行16条基本指令(Quartus platform in the verilog language programming using a simple single-line CPU, can perform 16 basic instructions)
- 2010-05-21 20:01:16下载
- 积分：1
-
XAPP_585
XAPP585 serdes_1_to_7 and serdes_7_to_1 data
- 2021-02-04 13:49:57下载
- 积分：1
-
IIC主设备的代码实现（verilog),从设备模型
IIC主设备的代码实现（verilog),从设备模型-IIC main equipment of the code (verilog), from the device model
- 2022-09-07 15:50:02下载
- 积分：1
-
fifo_ref_timing
first in first out 的说明文档以及时序图
对学习FIFO很有帮助(first in first out the documentation and the timing diagram helpful in learning FIFO)
- 2010-07-21 21:43:36下载
- 积分：1
-
rdf0244-zc706-pcie-c-2015-4
利用FPGA开发板的PCIE接口实现数据的传输和发送。(Using the PCIE interface of FPGA development board to realize data transmission and transmission.)
- 2018-08-08 16:56:15下载
- 积分：1
-
8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation....
8051的内核(vhdl)
This is version 1.1. of the MC8051 IP core. 在FPGA上运行.供有精力的人研究.-8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation. have the energy for the study.
- 2022-03-03 01:17:14下载
- 积分：1
