登录
首页 » VHDL » BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...

BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...

于 2022-08-15 发布 文件大小:259.23 kB
0 30
下载积分: 2 下载次数: 1

代码说明:

BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示 -BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • step-motor
    how to use step motor control
    2013-02-04 13:12:25下载
    积分:1
  • VHDL example code
    电路酒窖杂志的vhdl示例。vga控制器、视频发生器等PS2鼠标vhdl
    2022-05-06 09:12:27下载
    积分:1
  • VERILOG HDL 实际工控项目源码 开发工具 altera quartus2
    VERILOG HDL 实际工控项目源码 开发工具 altera quartus2-verilog HDL actual industrial projects source development tools altera quartus2
    2022-02-07 05:53:32下载
    积分:1
  • electric-8.08
    The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such as VHDL and Verilog (The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:* Custom IC layout* Schematic Capture (digital and analog)* Textual Languages such as VHDL and Verilog)
    2009-01-09 20:01:17下载
    积分:1
  • sine_cordic
    generate sine wave. Inputs : Amplitude, phasein, frequency
    2013-07-22 10:25:41下载
    积分:1
  • ad706_verilog
    AD706在Sparten6使用的FPGA代码,测试通过(AD706 FPGA Code In Sparten6)
    2017-02-06 10:39:29下载
    积分:1
  • AD-conversion-using-LTC1298
    AD conversion using LTC1298
    2012-06-06 15:26:41下载
    积分:1
  • verilog源码,可实现两位的加法器,在xillinx foundation 3.1下验证通过...
    verilog源码,可实现两位的加法器,在xillinx foundation 3.1下验证通过-verilog source, the two can achieve Adder, In xillinx foundation 3.1 certification through
    2022-10-11 18:55:03下载
    积分:1
  • DDR SDRAM控制器verilog代码及中文说明文档,对DDR开发很有用的哈。...
    DDR SDRAM控制器verilog代码及中文说明文档,对DDR开发很有用的哈。-Verilog source code for DDR SDRAM controler design,including guide book in chinese.
    2022-03-10 08:09:15下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载