登录
首页 » VHDL » Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8)...

Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8)...

于 2022-08-18 发布 文件大小:1.04 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

Verilog module containing a synthesizable CRC function // * polynomial: (0 1 8) // * data width: 8-Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8) //* data width: 8

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 99记数VHDL的源程序,综合实验指导书上的,可以用的 大家下载哦...
    0-99记数VHDL的源程序,综合实验指导书上的,可以用的 大家下载哦 -0-99 notation VHDL source, comprehensive guide book on the experiment can be used by everyone to download Oh
    2022-03-28 11:04:09下载
    积分:1
  • Verilog digital system design tutorials, e
    Verilog数字系统设计教程,作者夏宇闻电子书籍-Verilog digital system design tutorials, e-books by XIA Yu-Wen
    2023-03-21 06:15:07下载
    积分:1
  • A VHDL design with the use of powerful 32
    一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的PCI位码文件及配置程序。-A VHDL design with the use of powerful 32-bit CPU, this document contains a complete set of the PCI code files and configuration procedures.
    2022-08-10 06:36:50下载
    积分:1
  • cic
    说明:  五阶CIC梳状积分滤波器,可以综合,非常有参考价值(Fifth-order CIC points comb filter, can be integrated and very useful)
    2008-11-17 12:57:01下载
    积分:1
  • CPLD下载线制作,内含电路图等,希望对大家有帮助
    CPLD下载线制作,内含电路图等,希望对大家有帮助-CPLD download line production, including circuit diagrams, etc., in the hope that we have to help
    2022-02-02 09:14:42下载
    积分:1
  • ddr3_sun
    说明:  使用DDR3IP核进行仿真,写入读取数据(Using DDR3IP core to simulate, write and read data)
    2021-01-07 00:48:53下载
    积分:1
  • Listingprogram1
    listing program clock
    2012-11-26 03:31:42下载
    积分:1
  • MVB_test
    此功能是实现曼彻斯特编码的Verilog代码,经过在xilinx sp6上实际运行证实可行。(This function is to achieve the Manchester code Verilog code, through the Xilinx SP6 actual operation proved.)
    2021-01-03 17:48:56下载
    积分:1
  • VHDL language used to achieve a display hours, minutes and seconds of the clock:...
    用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.
    2022-04-27 22:51:31下载
    积分:1
  • ahb2apb_bridge_verification-master
    ahb to apb master verification
    2021-03-23 22:09:15下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载