登录
首页 » VHDL » 使用正弦波Modelsim仿真生成程序

使用正弦波Modelsim仿真生成程序

于 2022-08-20 发布 文件大小:67.15 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

用modelsim仿真一个正弦波产生程序-modelsim simulation using a sine wave generated procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • clock
    说明:  there's a clock divider for DE2 altra board clock (50MHz)
    2017-07-29 23:46:29下载
    积分:1
  • 7-5
    基于FPGA的ip核FIR低通滤波器,实现滤波功能,简单好用(FPGA-based ip core FIR filter for filtering function, easy to use)
    2020-10-05 11:47:38下载
    积分:1
  • simple code of some kind of base decoder based on verilog
    simple code of some kind of base decoder based on verilog
    2022-01-26 06:31:39下载
    积分:1
  • Tuart_tx_rxh
    该工程用verilog编写,已通过串口调试助手调试通过,接收模块采采用8倍波特率采样数据,有较好的滤波功能,在PC上完成自发自收功能。 (The project is written in verilog debugging through serial debugging assistant, adopted 8 times the baud rate sampling data receiver module, better filtering done on the PC spontaneous self-closing function.)
    2012-08-26 10:39:49下载
    积分:1
  • 一个在CPLD,EPM70128上实现的PWM控制源程序。
    一个在CPLD,EPM70128上实现的PWM控制源程序。-A CPLD, EPM70128 realize the PWM control on the source.
    2022-05-08 12:21:41下载
    积分:1
  • A useful practical VHDL Tutorial, it is suitable for beginners to learn, introdu...
    一个很有用的vhdl实用教程,很适合初学者学习,介绍了vhdl的一些基本概念,还有一些经典的实例。-A useful practical VHDL Tutorial, it is suitable for beginners to learn, introduced some basic concepts of VHDL, there are some classic examples.
    2023-02-25 04:05:07下载
    积分:1
  • AGC
    使用FPGA完成AGC 自动增益的代码,适合初学者(FPGA to complete the use of AGC automatic gain code, suitable for beginners)
    2020-12-28 16:09:01下载
    积分:1
  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • ethernet_udp_ep4c_ok_final
    用ALTERA的FPGA实现UDP通信源代码(FPGA UDP)
    2015-04-27 01:15:36下载
    积分:1
  • a lot of examples and test code, useful for beginners, it is easy to get started
    有很多例子及测试代码,对初学者很有帮助,很容易上手-a lot of examples and test code, useful for beginners, it is easy to get started
    2022-02-02 14:25:45下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载