登录
首页 » VHDL » Oregano Systems 8051 ip core

Oregano Systems 8051 ip core

于 2022-08-21 发布 文件大小:384.93 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

Oregano Systems 8051 ip核-Oregano Systems 8051 ip core

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA图象显示控制器设计,实现在VGA显示器上显示图象.
    VGA图象显示控制器设计,实现在VGA显示器上显示图象.-VGA image display controller designed to achieve the VGA display shows images.
    2022-03-21 07:20:30下载
    积分:1
  • verilog program for 8
    verilog program for 8-bit multiplier
    2023-07-15 11:05:03下载
    积分:1
  • verilog实现自动售货机
    能实现输入0.5 1 5块钱的累加,然后对应购买的商品价格进行比较,显示找的钱数或错误灯(MY English is very good)
    2019-01-09 13:35:02下载
    积分:1
  • TCAM
    基于TCAM的高速路由查找,逻辑实现深度为32的内容查找,得到索引和命中指示(TCAM lookup based on a high-speed routing logic to realize the depth of content to find 32, get indexed and hit instructions)
    2014-12-10 20:41:31下载
    积分:1
  • 666基于FPGA的MVB2类设备控制器设计_幸柒荣
    本文首先对多功能车辆总线的基本原理进行了简要的概述,接着对其实时协议进行了分析,然后对 MVB2 类设备控制器的功能及其功能模块的划分设计进行了详细的分析;最后对各功能模块进行了编程实现,并给出了仿真验证波形。(Firstly, the basic principle of the multifunction vehicle bus are briefly outlined, then analyze the real time protocol, then carried out a detailed analysis of the classification of the design function and the function module of the MVB2 device controller; finally, the function of each module of the program, and gives the simulation waveforms.)
    2017-10-24 10:57:41下载
    积分:1
  • vhdl语言,在fpga开发板上实现十进制技术(7段数码管显示),包括复位,清零,计数使能。...
    是vhdl语言,在fpga开发板上实现十进制技术(7段数码管显示),包括复位,清零,计数使能。-Is the VHDL language, in the FPGA development board realize decimal technology (7 digital tube display), including reset, cleared, counting enable.
    2022-03-20 12:25:41下载
    积分:1
  • CODE_VHDL_INITIALIZING 液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD)
    CODE_VHDL_INITIALIZING 液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD)
    2022-03-17 18:12:45下载
    积分:1
  • VHDL的循环冗余校验发生器和接收器
    VHDL cyclic redundancy check generator und receiver
    2022-01-23 11:24:26下载
    积分:1
  • Compteur_VHDL
    VHDL code of a counter Code VHDL d un compteur
    2016-07-09 21:00:59下载
    积分:1
  • fenpin
    这是一个二进制的最简单分频器,是一个简短的fpga代码,用verilog书写(This is the most simple of a binary frequency divider, the fpga is a short code, written in verilog)
    2013-11-17 15:01:30下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载