登录
首页 » VHDL » 用 vhdl 语言实现Rs232

用 vhdl 语言实现Rs232

于 2022-03-09 发布 文件大小:148.95 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

Altera DE2 上使用 vhdl 语言设计 RS232 控制器。这是一个串口模块可用于嵌入系统。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • paidui
    排队电路设计,适用于EDA大作业,大学生适合使用,初学者,仅仅是vhdl的语言,可以借鉴(Queuing circuit design, suitable for EDA operation, college students suitable for use, beginners, only the language of VHDL, can learn from)
    2017-12-10 23:47:23下载
    积分:1
  • jj
    说明:  电子工程师学习的最好的学习资料,能够了解电子设计必学软件资料。建议珍藏,电子设计初学者必备(Electronic engineers to learn the best learning materials, to understand the electronic design will learn software data. Recommended collection, electronic design for beginners)
    2014-06-10 20:04:54下载
    积分:1
  • 刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。...
    刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。-Just write a 44 keyboard program, tune out of tune a lot of talent to give you a reference.
    2022-08-09 01:20:18下载
    积分:1
  • 32位-33M 从模式(target)PCI接口参考设计_lattice
    说明:  32位/33M 从模式(target)PCI接口参考设计,Lattice提供。由于PCI时序较复杂,此设计仅能供参考(32/route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only)
    2005-10-24 19:35:04下载
    积分:1
  • Gap_Finder
    this example finds the gapes that are existed in a word
    2010-01-29 18:41:25下载
    积分:1
  • dotdisplay
    16*16点阵横向移动显示!采用QUARTUS II 9.0编译通过!(16* 16 dot matrix display lateral movement! Compiled by using QUARTUS II 9.0!)
    2011-11-04 22:14:49下载
    积分:1
  • ch3ex
    部分组合逻辑数字电路的VHDL代码,包含必要的功能描述(Some combinational logic digital circuits VHDL code, containing the necessary functional description)
    2009-01-31 21:26:34下载
    积分:1
  • 基于FPGA的多路同步脉冲发生器设计1
    说明:  采用FPGA(现场可编程门序列)编写VHDL语言设计多路同步脉冲发生器,对信号进行分频处理,实现四路信号相位相差T/16和T/8的延迟相位输出,实现的四路脉冲与传统的脉冲同步器不同,它具有高集成度,高通用性,容易调整和高可靠性等特点。(Using FPGA (field programmable gate sequence) to write VHDL language to design multi-channel synchronous pulse generator, to divide the frequency of the signal, to achieve the four-way signal phase difference T / 16 and T / 8 delay phase output, the realization of the four-way pulse is different from the traditional pulse synchronizer, it has the characteristics of high integration, high-throughput, easy adjustment and high reliability.)
    2020-03-18 20:52:05下载
    积分:1
  • carry_lookahead_add4
    4位的超前进位加法器,门级电路连接得到,verilog代码实现(4-bit look-ahead adder, gate-level circuit)
    2011-10-18 21:40:20下载
    积分:1
  • FPGAshiyan(4)
    FPGA入门系列实验教程——实验四.LED跑马灯(Getting Started with FPGA tutorial series of experiments- Experiment IV. LED Marquee)
    2010-11-05 17:44:05下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载