登录
首页 » VHDL » 一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码

一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码

于 2022-08-23 发布 文件大小:88.48 kB
0 241
下载积分: 2 下载次数: 1

代码说明:

一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码-Gray-code based on the Asynchronous FIFO Design and Implementation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Design-of-taxi-meter-Based-on-FPGA
    本文分析了当前国内外出租车计费系统的基本组成和工作原理及主要的两种设计方式:基于单片机的设计方式和基于FPGA的设计方式;并对这两种实现方式的优点和缺点进行分析,比较后确定本系统的方案:基于FPGA的出租车计费系统的设计。(This paper analyzes the current taxi charging system at home and abroad, working principle and basic components of two major design approach: the design methods based on single chip FPGA-based design approach and the two implementations to analyze the strengths and weaknesses, After comparing the program to determine the system: FPGA-based taxi billing system.)
    2011-05-11 15:38:37下载
    积分:1
  • dds
    说明:  实现数字频率合成实验,加载数据ram,形成波形(The experiment of digital frequency synthesis is realized, and the data RAM is loaded to form the waveform)
    2020-11-10 18:12:36下载
    积分:1
  • EDA very important small procedures to ensure that key reliability and prevent j...
    EDA中很重要的小程序,保证按键可靠性,防止抖动误差信号产生,外部信号输入时必用此消抖函数-EDA very important small procedures to ensure that key reliability and prevent jitter error signal generated, the external input signal must use this function Consumers shiver
    2022-02-13 11:15:40下载
    积分:1
  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • VHDL编写的数字钟,在Q
    VHDL编写的数字钟,在Q-ii下编译,实现闹铃设置与定时闹铃,分时秒显示-VHDL prepared digital clock, in the Q-ii under the compiler to achieve regular alarm and alarm settings, time-seconds display
    2022-12-10 02:20:03下载
    积分:1
  • h_adder
    ise13.2环境下VHDL编写的半加器器+仿真波形(ise13.2 environment half adder in VHDL simulation waveform control+)
    2013-06-01 13:40:03下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • wavelet
    基于DB8小波变换的verilog代码设计,支持Avalon总线(Verilog DB8 Wavelet Transform Based on code design, support Avalon bus)
    2011-01-11 13:45:55下载
    积分:1
  • ODriveFPGA-master
    使用FPGA控制永磁同步电机的代码,实现对永磁同步电机的控制功能。(Motor control by using FPGA)
    2020-10-29 09:19:58下载
    积分:1
  • 关于两种实现pwm的方法 基于51单片机设计
    关于两种实现pwm的方法 基于51单片机设计-on two methods to achieve PWM 51 microcontroller-based design
    2022-01-26 05:09:13下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载