-
ArhivaAdrian
Anticipated Adder for Xilinx
- 2011-11-15 06:57:02下载
- 积分:1
-
脉冲多普勒雷达回波信号相干积累的VHDL源程序
脉冲多普勒雷达回波信号相干积累的VHDL源程序-pulse Doppler radar echo signal coherent accumulation of VHDL source
- 2022-12-08 18:50:02下载
- 积分:1
-
FPGA-based-image-acquisition-system
FPGA-based high-speed image acquisition system
- 2016-10-08 11:24:05下载
- 积分:1
-
-双路高速AD(AD9226)模块板发行资料
其中包括AD9226的原理图和应用程序,可以参考完成其他编程(Including AD9226 schematics and applications, you can refer to complete other programming)
- 2020-12-06 21:09:21下载
- 积分:1
-
uart
fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
- 2020-06-20 17:00:02下载
- 积分:1
-
usbFPGAconnect
该例程是PC机通过FX2-CY7C68013-A的USB2.0控制芯片与FPGA实现通信。其中的工程和代码包括PC机上的USB固件程序、驱动程序、上位机程序,FPGA上的VERILOG通信程序。(The routine is a PC, through the FX2-CY7C68013-A of the USB2.0 controller chip and the FPGA to achieve communication. One of the projects and code, including PC, the USB firmware, drivers, FPGA' s Communication Program)
- 2021-04-08 15:19:00下载
- 积分:1
-
verilog实现的8051 8051核心,FPGA的有用词汇
8051的verilog内核,fpga里实现8051的话用得上-8051 Verilog cores, fpga achieve useful 8051 words
- 2022-03-01 03:28:43下载
- 积分:1
-
Spartan-6-PCIE_tutorial1
xilinx Spartan 6 PCIE仿真教程,PIO方式,带有TLP包分析。(XILINX PCIE tutorial device spartan6
PCIE core version V2.4)
- 2020-11-23 19:19:33下载
- 积分:1
-
CPLD
基于CPLD 的光电脉冲码盘
信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design
- 2022-08-10 19:02:11下载
- 积分:1
-
开发系统上采用的时钟信号的频率是20MHz,可分别设计计数器对其计数,包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出,这样就构成了一个电子日历和时钟...
开发系统上采用的时钟信号的频率是20MHz,可分别设计计数器对其计数,包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出,这样就构成了一个电子日历和时钟的模型。为了可以随意调整计数值,还应包含设定计数初值的电路-Development system using the clock signal frequency is 20MHz, the design can be counter to its count, including seconds, minutes, hours, days, weeks, months and years. At every level to show the output, thus constitutes an electronic calendar and clock models. Can also adjust the order value, should also be included in setting the initial count circuit
- 2022-08-07 06:47:58下载
- 积分:1