登录
首页 » VHDL » Traffice LED Controller base on FSM

Traffice LED Controller base on FSM

于 2022-09-04 发布 文件大小:251.81 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

Traffice LED Controller base on FSM 1. for crossroad, each road with 3 led: green, red, yellow. 2. only use one counter.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dac_spi
    DA9125 配置spi程序 正弦波产生(DA9125 configuration spi program sine wave generated)
    2017-05-27 20:17:40下载
    积分:1
  • project_1
    简单的一个Verilog小程序,适合刚接触的人群(A simple Verilog small program, suitable for people just contact)
    2020-06-16 22:20:01下载
    积分:1
  • DE2
    DE2-70,NIOS reference file,
    2022-02-01 13:58:03下载
    积分:1
  • VESA Timing
    VESA CVT视频参数计算器,输入分辨率和刷新率即可得到需要参数。(VGA Timing Calculator)
    2020-12-23 14:29:07下载
    积分:1
  • 基于SOPC EP2C5开发板的I2C总线的A/D D/A例程
    基于SOPC EP2C5开发板的I2C总线的A/D D/A例程-A/D AND D/A routings interfaced with i2c based on sopc ep2c5
    2022-01-25 22:27:04下载
    积分:1
  • tdma_code
    tdma参数化模块。可以自动生成2的n次的tdma哥时隙,用户可根据需要自己配置参数(tdma see the number of model lumps. 2 n basis following manner tdma chance possible 以自 dynamic generation, for root needed self-placement see number)
    2013-09-03 21:52:51下载
    积分:1
  • vivek
    THIS IS A SOURCE CODE FOR LIFT IN VHDL LANGUAGE
    2012-04-08 02:01:07下载
    积分:1
  • sos_module
    用FPGA实现sos摩尔密码,即输出电平信号短长短。就是有次序的控制输出莫斯密码的“点”,“画”和“间隔”。而 control_module.v 是一个简单的定时触发器,每一段时间都会使能sos_module.v。(Realized by FPGA sos mole password, the output signal level of short duration. There is a sequence of output control points Moss password, painting and intervals. And control_module.v is a simple timer triggers, each period of time will enable sos_module.v.)
    2016-09-20 16:26:29下载
    积分:1
  • Counter1s
    counter number one to nine after 1s
    2014-10-22 15:54:51下载
    积分:1
  • PWM
    自己编写的verilog语言 PWM实现的一种方法希望有用(verilog PWM)
    2015-04-05 18:23:37下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载