登录
首页 » VHDL » 自己使用VHDL语言编写的24位寄存器.主要用于DDS中

自己使用VHDL语言编写的24位寄存器.主要用于DDS中

于 2022-09-06 发布 文件大小:53.40 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

自己使用VHDL语言编写的24位寄存器.主要用于DDS中-24bit_register

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • digital scan conversion modules, the digital content can scan, which can also be...
    数码扫描显示转换模块,可以对数码内容进行扫描,同时可进行转换-digital scan conversion modules, the digital content can scan, which can also be converted
    2022-06-14 06:36:33下载
    积分:1
  • AD4003_CTR
    一个AD4003的测试/控制程序,2Ms/s,18bit的AD高速AD芯片(A AD4003 test / control program, 2Ms/s, 18bit AD high speed AD chip)
    2020-08-24 08:18:16下载
    积分:1
  • AD5791_spi
    该代码为VHDL语言描述的AD579 SPI通讯程序,包括一些代码注解。(Thisis a SPI communication promgram of AD5791 designed with VHDL which compared with some discreption.)
    2021-04-20 14:28:50下载
    积分:1
  • 正弦波在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...
    正弦波在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过-sine wave in dspbuilder under VHDL source code and test incentives document matl ab model, the simulation under through modelsim
    2023-07-26 10:55:02下载
    积分:1
  • vivado 从此开始配套资料
    说明:  vivado入门使用介绍,初学者入门学习(vivado Instructional pdf)
    2020-07-04 18:00:01下载
    积分:1
  • bt656_decode
    说明:  将嵌入式BT656格式数据解码出带行场同步信号的YCbCr422格式数据(Decoding Embedded BT656 Format Data to YCbCr422 Format Data with Field Synchronization Signa)
    2021-01-28 10:38:35下载
    积分:1
  • regheap
    该模块实现一个寄存器堆的操作,其中前16个仅主机能写,规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作,读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
    2009-12-10 15:39:59下载
    积分:1
  • 系数为4的扰码生成器,并每四位扰码产生一个触发串并转换的触发信号,可用于4b/5b编码的触发信号。verilog程序,带test程序...
    系数为4的扰码生成器,并每四位扰码产生一个触发串并转换的触发信号,可用于4b/5b编码的触发信号。verilog程序,带test程序-coefficient of the four scrambler generator, and every four scrambler have triggered a string conversion and the trigger signal can be used to trigger 4b/5b coding signal. Verilog procedures, with test procedures
    2022-08-08 00:04:21下载
    积分:1
  • 六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形
    六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形
    2022-07-25 01:03:55下载
    积分:1
  • xilinx_dna_read
    该模块已经成功运用在xilinx xc6slx45t,xc6slx75t多个产品中,经过实践证明,采用dna及其加密算法加密是一种成本低廉(无需另外加密芯片)可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。(The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.)
    2020-10-15 20:07:29下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载