登录
首页 » VHDL » Verilog代码。注册成功,对FPGA的使用标准单元库…

Verilog代码。注册成功,对FPGA的使用标准单元库…

于 2022-04-14 发布 文件大小:3.31 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL language H.264 realize the opencore, meaning that documents, information su...
    VHDL语言实现H.264的opencore,内涵说明文档、源码和文献等资料。 -VHDL language H.264 realize the opencore, meaning that documents, information such as source code and documentation.
    2022-01-24 18:33:09下载
    积分:1
  • Oregano Systems 8051 ip core
    Oregano Systems 8051 ip核-Oregano Systems 8051 ip core
    2022-08-21 05:55:40下载
    积分:1
  • rs-codec-8-16
    RS[255,223]纠错码verilog源码,包含编码和解码模块,以及testbench等。(Verilog source code for RS[255,223] encoder and decoder, with testbench included.)
    2021-04-28 15:58:44下载
    积分:1
  • yinpine2
    基于NIOS2的VGA接口IP核,具有很好的借鉴性和参考性(NIOS VGA IP)
    2012-10-12 21:14:35下载
    积分:1
  • Acoustic-Fingerprinting-master
    acousting fingerprint enhancement
    2019-06-03 21:23:50下载
    积分:1
  • 基于sopc ep2c5开发板的时间标记服务例程
    基于sopc ep2c5开发板的时间标记服务例程-Sopc ep2c5 development board based on the time-stamping services routines
    2022-02-26 04:39:24下载
    积分:1
  • Implement the 7 segment diplay on spartan 3
    Implement the 7 segment diplay on spartan 3
    2022-02-10 04:28:00下载
    积分:1
  • -
    2022-03-20 08:41:04下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • how-to-use-modelsim
    逐步演示试用modelsim建立仿真的过程,初学者应该看看(Step by step demonstration of the trial to establish modelsim simulation process, beginners should look at the)
    2009-04-17 09:13:35下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载