登录
首页 » VHDL » ALU指令

ALU指令

于 2022-09-28 发布 文件大小:956.00 B
0 195
下载积分: 2 下载次数: 1

代码说明:

alu 模块,算术逻辑单元,实现简单的控制模块,有最基本的几条指令-alu instruction

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 上海外滩看到的最大的LED显示屏的内核源代码,主要是完成视频信号的远距离传输的编解码与接口转换...
    上海外滩看到的最大的LED显示屏的内核源代码,主要是完成视频信号的远距离传输的编解码与接口转换-Shanghai Bund to see the largest LED display in the kernel source code, mainly to complete the long-distance video signal transmission codec conversion and interface
    2022-01-25 18:54:47下载
    积分:1
  • craps
    this is the source code we have been working on for our project using altera de2 board. the code can be run but some of it miss the end game module, while some doesn t have the complete vga code
    2014-05-20 15:21:23下载
    积分:1
  • VHDL_COUNTING 时间使用按钮 (Đếm giờ phút giây sử dụng nút nhấn)
    VHDL_COUNTING 时间使用按钮 (Đếm giờ phút giây sử dụng nút nhấn)
    2022-01-27 10:40:51下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • rs_enc
    Verilog code for RS-(255,239) encoder.
    2021-04-06 16:19:02下载
    积分:1
  • AXI-full
    axi协议中的full子协议,可用于直接访问zynq器件的ddr器件。(The full sub protocol in the Axi protocol can be used to direct access to the DDR device of the zynq device.)
    2018-03-15 10:40:55下载
    积分:1
  • 最近组长给分配的任务,这几天一直在做,比较郁闷的是用的器件是XC400XL系列的,只有ISE4.1支持,用惯了7.1i的我还是要适应一阵子(关键4.1是一个试用...
    最近组长给分配的任务,这几天一直在做,比较郁闷的是用的器件是XC400XL系列的,只有ISE4.1支持,用惯了7.1i的我还是要适应一阵子(关键4.1是一个试用版的)。挺折腾的,不说了,放上顶层模块:-。。。
    2022-04-28 08:18:32下载
    积分:1
  • UART
    说明:  基于FPGA设计的串口发送及接收程序,波特率可调(FPGA - based serial port sending and receiving)
    2020-06-18 23:20:01下载
    积分:1
  • auk_sdsdi
    说明:  用于FPGA设计的代码(Verilog代码),在FPGA设计中的高速串并转换,时钟提取,对齐处理等功能(for FPGA design ,written by Verilog HDL the functions include SERDES , CDR and so on)
    2020-11-11 12:39:44下载
    积分:1
  • apb_uart
    这里是apb总线设计代码。这个源程序是基于verilog语言设计的(Here is the APB bus design code. This source program is designed based on Verilog language)
    2021-04-12 14:18:57下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载