登录
首页 » VHDL » SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块...

SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块...

于 2022-10-13 发布 文件大小:701.62 kB
0 128
下载积分: 2 下载次数: 1

代码说明:

SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块-SDRAM

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TFT_LCD_ASIC_implement
    说明:  彩色TFT液晶显示控制电路设计及其ASIC实现(TFT color LCD control circuit design and ASIC realization)
    2008-10-25 15:11:10下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • 400rdm
    说明:  用于FPGA的学习,大家值得借鉴,可以好好学习一下(this is for fpga and you can use this.)
    2020-06-16 15:20:02下载
    积分:1
  • STM32F103ZEt6_NORFlash
    1、FSMC全称是静态存储控制器,用来高速操作外部SRAM,NOR,NAND等,广泛用来驱动LCD MCU的FSMC配置在fsmc_nor.c,你也可以查阅相关资料。 2、此例程通过读写外部M29W128,熟悉FSMC的配置以及操作。(1, FSMC stands for static memory controller for high-speed operation of external SRAM, NOR, NAND, widely used to drive the LCD MCU FSMC configuration in fsmc_nor.c, you can also access to relevant information. This routine by reading and writing external M29W128 familiar with the configuration and the operation of the FSMC.)
    2012-11-26 11:08:20下载
    积分:1
  • 14_SDRAM
    说明:  高速流水的SDRAM控制器,最高速度可达速度在200M左右(high speed SDRAM controller)
    2019-06-17 18:43:54下载
    积分:1
  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • rs_decode_31
    RS码的FPGA编码文件,QUARTUS工程(The RS codes FPGA encoded file, QUARTUS engineering)
    2013-03-11 19:21:46下载
    积分:1
  • MMC卡的VHDL源代码实现,经过大批量生产验证
    MMC卡的VHDL源代码实现,经过大批量生产验证-MMC card VHDL source code to achieve, through large-scale production test
    2022-05-18 09:55:11下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • ep2c5 实现 定时器 verilog语言,quartus 2 仿真
    ep2c5 实现 定时器 verilog语言,quartus 2 仿真-verilog language to achieve ep2c5 timer, quartus 2 Simulation
    2022-09-22 03:15:03下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载