登录
首页 » VHDL » fpga clock design, the information is better, for your reference, non

fpga clock design, the information is better, for your reference, non

于 2022-10-20 发布 文件大小:2.70 kB
0 95
下载积分: 2 下载次数: 1

代码说明:

fpga clock 设计,资料较好,供大家参考,非商用目的哦-fpga clock design, the information is better, for your reference, non-commercial purposes Oh

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这篇文章主要是概要的阐述了如何使用
    这篇文章主要是概要的阐述了如何使用-quartusⅡ+Modelsim+synplify pro,来设计FPGA系统。-This is a summary of the main article on how to use the-quartus Ⅱ+ Modelsim+ synplify pro, to design FPGA systems.
    2022-01-26 08:00:21下载
    积分:1
  • 09image_generation
    code qui affiche une image sur ecran vga
    2013-05-09 21:21:10下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2022-02-06 16:09:07下载
    积分:1
  • For communications in the dsb system so the realization of the hardware simulati...
    对于在dsb系统中进行通信所以实现的硬件仿真和验证,对大家有一定的帮助谢谢
    2022-12-04 11:55:03下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • RISC-V-Reader-Chinese-v2p1
    RISC-V 芯片设计规范,很有参考价值,开源芯片设计必备参考资料,希望对大家有帮助。(The RISC-V Foundation is chartered to standardize and promote the open RISC-V instruction set architecture)
    2020-07-01 23:00:02下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • 采用VHDL编写的步进电机控制程序
    采用VHDL编写的步进电机控制程序-stepping motor controlling program written by VHDL
    2023-07-28 08:55:03下载
    积分:1
  • time_frequency
    这是一篇现代通信原理课程的作业报告.题目为几种时频分析方法比较及应用.详细介绍了短时傅里叶变换、小波变换、魏格纳—威利分布和Cohen类时频分布这4种典型时频分析方法,并作了比较(This is a modern communication Principle operating report. Entitled Comparison of several time-frequency analysis and 应用. 详细 Jieshao the short time Fourier transform, wavelet transform, Wigner- Willie distribution and frequency distribution of Cohen Lei This four kinds of typical time-frequency analysis method, and compared)
    2010-07-12 22:12:25下载
    积分:1
  • CNN-FPGA-master
    说明:  用FPGA实现CNN算法,实现CNN加速(Realization of CNN Algorithms with FPGA)
    2019-01-21 17:04:03下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载