登录
首页 » VHDL » VHDL产生时钟50分频程序,供初学者参考

VHDL产生时钟50分频程序,供初学者参考

于 2022-03-06 发布 文件大小:794.07 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

VHDL产生时钟50分频程序,供初学者参考-VHDL generated clock frequency of 50 procedures, the reference for beginners

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ad7606
    ADC7606的驱动代码,采用verilog实现(ADC7606 driver code, using Verilog to achieve)
    2021-03-30 09:39:10下载
    积分:1
  • 四位静态数码管控制器,含详细的中文注释,VERILOT源码....
    四位静态数码管控制器,含详细的中文注释,VERILOT源码.-4 static digital tube controller, with detailed notes in Chinese, VERILOT source.
    2022-03-29 22:12:43下载
    积分:1
  • DDS now to the use of more extensive relative bandwidth, frequency conversion ti...
    DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS
    2022-02-12 02:47:38下载
    积分:1
  • MODELSIM开发的模拟CPU,用VHDL语言描述,采用累加结构
    MODELSIM开发的模拟CPU,用VHDL语言描述,采用累加结构-ModelSim simulation developed CPU, using VHDL language description of the structure of the use of cumulative
    2022-02-07 08:56:30下载
    积分:1
  • csbar(3) : X"E0000" to X"E01FF"
    -- M68008 Address Decoder -- Address decoder for the m68008 -- asbar must be 0 to enable any output -- csbar(0) : X"00000" to X"01FFF" -- csbar(1) : X"40000" to X"43FFF" -- csbar(2) : X"08000" to X"0AFFF" -- csbar(3) : X"E0000" to X"E01FF" -- download from www.pld.com.cn & www.fpga.com.cn --- M68008 Address Decoder-- Address decod er for the m68008-- 0 asbar must be to enable any o utput-- csbar (0) : X "00000" to X "01FFF"-- csbar (1) : X "40000" to X "43FFF"-- csbar (2) : X "08000" to X "0AFFF"-- csbar (3) : X "E0000" to X "E01FF"-- download from www.pld. com.cn
    2022-02-26 21:53:57下载
    积分:1
  • add(FLP)
    一个32位元的浮点数加法器,可将两IEEE 754格式内的值进行相加(A 32-bit floating-point adder can be both within the IEEE 754 format to add value)
    2021-04-06 18:19:02下载
    积分:1
  • 设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源...
    设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源-Design and production of a 14-key electric piano tone into a number of music scores advance in 4Hz clock circuit under the control of automatic play through 220V power adapter to provide power to the circuit
    2022-02-12 16:37:51下载
    积分:1
  • UART
    本代码用verilog语言配合sopc和nios实现了串口调试的目的。软件编程用C语言描述,只是比较简单的例子,适合初学者做了解用,本人亲自在EP2C8Q上实践。(The code to use verilog language sopc and nios achieved with serial debugging purposes. Software programming using C language description, but relatively simple example for beginners to do with understanding, I personally EP2C8Q on practice.)
    2013-09-11 10:48:17下载
    积分:1
  • 键盘扫描,实现4×4键盘扫描功能,实现在数码管上显示相应的数字...
    键盘扫描,实现4×4键盘扫描功能,实现在数码管上显示相应的数字-Keyboard scanning, the realization of 4 × 4 keyboard scan function, the realization of digital tube display in the corresponding figure
    2022-02-06 05:08:26下载
    积分:1
  • 429NEW-03-15
    429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
    2021-04-23 09:58:48下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载