网站首页

利用VHDL语言编写的一个crc功能模块，可下载到FPGA实现功能

于 2022-11-05 发布文件大小:2.96 kB

 0  47

下载积分: 2 下载次数: 1

我要下载

代码说明：

利用VHDL语言编写的一个crc功能模块，可下载到FPGA实现功能-use VHDL to prepare a crc function of the module, which can be downloaded to the FPGA functions

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

cnt60
六十进制计数器，VHDL编写的计数器，本科电子的可能有些实验可以用到(counter Possible experiments of undergraduate electronics can be used)

2021-04-07 11:59:01下载

积分：1
512×8bid的FIFO 含工程文件，基于QUARTUs
512×8bid的FIFO 含工程文件，基于QUARTUs-512 × 8bid the FIFO with the project document, based on the QUARTUsII

2022-03-14 07:41:33下载

积分：1
polar_encoder_1024 (1)
该部分的主要功能是完成基于FPGA的polar码编码。(The main function of this part is to complete the FPGA-based polar code coding.)

2021-01-10 16:58:50下载

积分：1
这个我也太清楚是什么反正师兄们说有用发大家
这个我也太清楚是什么反正师兄们说有用发大家-I am also very clear that what is useful anyway, say senior U.S. fa

2022-08-11 05:38:06下载

积分：1
Modulation
产生长度为100的随机二进制序列发送载波频率为10倍比特率，画出过采样率为100倍符号率的BPSK调制波形（前10个比特），及其功率谱相干解调时假设收发频率相位相同，画出x(t) 的波形，假设低通滤波器的冲激响应为连续10个1（其余为0），或连续12个1 （其余为0），分别画出两种滤波器下的y(t)，及判决输出（前10个比特）接收载波频率为10.05倍比特率，初相位相同，画出x(t) 的波形，假设低通滤波器的冲激响应为连续10个1，画出两种滤波器下的y(t)，及判决输出（前20个比特）采用DPSK及延时差分相干解调，载波频率为10倍比特率，画出a, b, c, d点的波形（前10个比特） DPSK及延时差分相干解调，载波频率为10.25倍比特率时，画出a, b, c, d点的波形（前10个比特） DPSK及延时差分相干解调，载波频率为10.5倍比特率时，画出a, b, c, d点的波形（前10个比特） (Produce random binary sequence of length 100 The transmission carrier frequency is 10 times the bit rate, draw a sampling rate of 100 times the symbol rate of the BPSK modulation waveform (first 10 bits), its power spectrum Coherent demodulation of assuming the same as the phase of the transmitting and receiving frequencies, and draw the waveform x (t), assuming that the impulse response of the low pass filter 10 consecutive 1 (the remainder is 0), or 12 consecutive 1 (the remainder is 0), y (t) is drawn under the two filters respectively, and the decision output (10 bits) The received carrier frequency is 10.05 times the bit rate, the same initial phase, draw the waveform x (t), assuming that the impulse response of the low pass filter of 10 consecutive 1, shown under two filter y (t), and decision output (20 bits) DPSK and delay differential coherent demodulation, the carrier frequency is 10 times the bit rate, draw a, b, c, d point of the waveform (first 10 bits) DPSK and delay)

2020-12-14 08:19:14下载

积分：1
mealy fsm 和moore fsm
mealy fsm å’Œmoore fsm-mealy Fsm and moore Fsm

2023-04-04 18:30:04下载

积分：1
vhdl
vhdl表示与综合，原书第二版，中文版，比较全，用超星打开-vhdl

2023-05-18 10:30:04下载

积分：1
sine_cordic
generate sine wave. Inputs : Amplitude, phasein, frequency

2013-07-22 10:25:41下载

积分：1
基于FPGA的OFDM信号传输系统VHDL源码
基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1

2022-02-13 14:58:13下载

积分：1
FPGA.Implementations.of.Neural.Networks
FPGA神经网络设计（影印本），全英文，很有用(FPGA neural network design (photocopies), all in English, very useful)

2008-05-21 21:14:28下载

积分：1

696522资源总数
104040会员总数
35今日下载

利用VHDL语言编写的一个crc功能模块，可下载到FPGA实现功能

0 个回复

热门标签

热门下载