登录
首页 » VHDL » Features: Based on the VHDL language, realize high

Features: Based on the VHDL language, realize high

于 2022-11-12 发布 文件大小:3.28 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

功能:基于VHDL语言,实现对高速A/D器件TLC5510控制-Features: Based on the VHDL language, realize high-speed A/D control devices TLC5510

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 04_ep2c8_vga_test
    VIP FPGA板的配套例子,这个是VGA格式lcd液晶屏幕显示用。(VIP board supporting example of this is the VGA format PREVIEW.)
    2013-10-18 19:03:37下载
    积分:1
  • Tmu_ni_dian_yh
    这个课程设计的题目是模拟电压采集电路路与程序设计,报告书的内容都比较详细. (The topics of this course design is an analog voltage acquisition circuit Road and program design, the contents of the report are more detailed.)
    2012-07-19 09:23:07下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • FPGA
    基于FPGA的数字系统设计,包含原理、工程应用和案例。(FPGA-based digital system design, including theory, engineering applications and cases.)
    2010-10-12 21:34:00下载
    积分:1
  • 基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...
    基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等-FPGA-based multi-functional Digital Clock Design and Implementation of typhoons and rainstorms are detailed Verilog HDL source code, its functions include: time settings, time display, stopwatch, frequency, date setting, date display
    2022-02-12 09:36:35下载
    积分:1
  • VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1
    VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1-20个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC published examples here is 1-20 months
    2022-05-22 16:09:28下载
    积分:1
  • DA_AD
    基于FPGA的AD和DA设计代码及文档(Design code and document of AD and DA based on FPGA)
    2017-11-07 22:03:30下载
    积分:1
  • jiecheng
    利用Verilog语言中的函数调用实现阶乘运算的功能(Function calls use Verilog language implementation of the factorial function computing)
    2016-05-16 21:01:23下载
    积分:1
  • FPGA
    基于FPGA与LM4550B的AC97软声卡VHDL语言驱动,版本2.0-FPGA-based soft and LM4550B the AC97 sound card driver VHDL language, version 2.0
    2022-10-28 20:25:03下载
    积分:1
  • 用VHDL语言编写一计时范围为59.99秒的跑表
    计时范围为59.99秒;有计时开始和停止计时控制,复位控制可以对所有计时进行异步复位;计时结果由四位七段数码管显示。
    2022-02-13 02:19:25下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载