登录
首页 » Verilog » 异步fifo_MSB

异步fifo_MSB

于 2022-11-21 发布 文件大小:687.79 kB
0 112
下载积分: 2 下载次数: 1

代码说明:

异步fifo,实现的方法是MSB,满足慢时钟域到跨时钟域的数据传输,也满足快时钟域到慢时钟域的数据传输。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • freq
    vhdl八位十进制数字频率计的设计,顶层和数码管扫描模块(vhdl eight decimal digital frequency meter design, top-level and digital tube scanning module)
    2012-10-09 15:09:22下载
    积分:1
  • AHB2APB bridge verilog code
    初学AMBA AHB/APB 转换协议,包括APB BRIDGE 源文件,仿真testbench verilog 源文件
    2022-03-06 15:26:10下载
    积分:1
  • Huffman
    用VHDL编写的huffman编码的源程序(With the VHDL source code written in huffman coding)
    2010-06-08 14:58:32下载
    积分:1
  • uart蓝牙控制小车
    通过串口协议来实现蓝牙数据传输,可通过手机与蓝牙模块之间的传信实现对小车的控制
    2023-01-11 08:30:04下载
    积分:1
  • VHDL语言100例详解
    说明:  VHDL语言100例详解。详细讲解了用VHDL语言进行数字电路和数字系统设计的知识。用100个实例,不仅进行基础的门电路设计,而且还有较为复杂的数字系统设计。这些实例可以直接被调用。(VHDL Elaborates on 100 cases. Detailed account of VHDL for digital circuits and digital systems design knowledge. With 100 examples, not only for infrastructure gate design, but also more complex digital system design. These examples can be called.)
    2005-09-04 17:15:21下载
    积分:1
  • Hamming
    汉明码转换,在FPGA上用verilog实现(hamming encoder, using FPGA)
    2011-05-22 09:46:09下载
    积分:1
  • 液晶显示器的接口
    你好,
    2023-06-27 06:40:03下载
    积分:1
  • IEEE_030_powerworld
    The IEEE 30-bus modified test system has 6 synchronous machines with IEEE type-1 exciters, 4 of which are synchronous compensators, 36 buses, 37 transmission lines, 10 transformers and 21 constant impedance loads. The total load demand is 283.4 MW and 126.2 MVAr.
    2020-07-03 02:20:02下载
    积分:1
  • key_test
    fpga的按键程序,实现按键和led的对应点亮。(The key program of FPGA realizes the corresponding lighting between keys and led.)
    2018-04-13 00:00:28下载
    积分:1
  • Endat2_1_freq
    用verilog实现endat2_1驱动,并用signalTap捕捉信号。(Using verilog achieve endat2_1 drive and use signalTap capture signal.)
    2021-04-26 15:08:45下载
    积分:1
  • 696518资源总数
  • 105665会员总数
  • 6今日下载