登录
首页 » VHDL » 实验课的作业,包括半加器、全加器、加/减法器,使用逻辑图和VHDl描述,包括分析和报告。...

实验课的作业,包括半加器、全加器、加/减法器,使用逻辑图和VHDl描述,包括分析和报告。...

于 2022-12-20 发布 文件大小:59.31 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

实验课的作业,包括半加器、全加器、加/减法器,使用逻辑图和VHDl描述,包括分析和报告。-experiment include the operation of a half adder, full adder, plus/subtraction device, and the use of logic diagram VHDl description, including analysis and reporting.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • C6747_test
    tms320c6747的测试程序 。用于dsp各个模块的测试,很好的例子(dsp tms320c6747)
    2015-01-18 15:20:33下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • 有业主从PCI PCI、PCI目标是开源的,是项目的发展。
    内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的-There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of
    2022-06-15 03:52:50下载
    积分:1
  • SDC_RDC
    基于FPGA的双通道旋转变压器测角系统硬件设计,分析的比较清楚。(FPGA based dual channel rotary transformer angle measurement system hardware design, analysis of the relatively clear.)
    2011-08-07 20:23:10下载
    积分:1
  • TrackMe
    人的移动的跟踪,VERILOG实现,能跟踪人的画面移动(Tracking the movement of people, VERILOG realize that can track the person)
    2021-04-29 15:48:43下载
    积分:1
  • This is achieved using VHDL positive and negative pulse width modulator, the sam...
    这个是用VHDL实现的正负脉宽调制器,同样是对新手有帮助,高手不必看了。-This is achieved using VHDL positive and negative pulse width modulator, the same is to help novice, you do not have to read. Ha ha
    2022-06-19 04:51:41下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • FPGA_Cordic_Atan_A
    串行流水线格式:使用COrdic 算法计算反正切:向量模式下求角度 16bit :数据全部补码格式 (Serial line format: Use COrdic algorithm arctangent: seeking angle vector mode 16bit: full complement data format)
    2014-10-13 20:55:52下载
    积分:1
  • nios2_led_one
    使用nios2点亮一个led灯,使用软件quartus13.0,开发板de2-115(nios2 led quartus13.0 de2-115)
    2013-12-11 14:32:16下载
    积分:1
  • 内容1:哈尔滨工程大学信息与通信工程学院的课件
    内容1:哈尔滨工程大学信息与通信工程学院的课件-适合初学VHDL语言的人。内容2:VHDL语言详解的讲义。-1: Harbin Engineering University College of Information and Communication Engineering of software- suitable for novice VHDL language. Content 2: VHDL language of the notes explain.
    2023-08-22 14:50:04下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载