网站首页

登录

this project is based on half adder ,full adder,half subtractor and full subtrac...

于 2022-12-30 发布文件大小:64.04 kB

 0  35

下载积分: 2 下载次数: 1

我要下载

代码说明：

this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

3.4
移位除乘法器带testbench好用的工程(Useful addition to the shift multiplier works with testbench)

2011-07-26 10:54:46下载

积分：1
Buffer-DAQ
基于研华采集卡的FIFO双缓存区高速数据采集(FIFO DAQ)

2015-01-11 19:09:49下载

积分：1
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes

2022-03-01 23:12:48下载

积分：1
16QAM
QAM调制模块，可用于Quartus仿真与fpga硬件实现。(QAM Modulation Mode, can be used for Quartus simulation and FPGA.)

2013-12-27 10:01:48下载

积分：1
Shumaguan
在BASYS3上实现跑马灯的功能。第一LED交替闪烁；第二LED由左至右逐个变亮，再逐个变暗；第三LED由右至左逐个变亮，再逐个变暗；第四LED由两边逐个变亮，再从中间逐个变暗。(Realize the function of the horse light on BASYS3. The first LED flashes alternately; second LED brightens from left to right and then darkens one by one; the third LED turns from right to left, then darkens one by one, and then darkens one by one; fourth LED is brightened by both sides, and then darkening from the middle.)

2018-06-21 11:06:16下载

积分：1
FPGA_Seg7_dsp
关于VHDL和verilog的数码管显示程序，写的很好，值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)

2014-08-01 11:00:51下载

积分：1
测试人体视觉的反应时间，可以作为vhdl编程的练习之用，也可以更进一步的开发成为具有商业价值的产品，这里面只是能够实现测试人体视觉反应时间的基本功能的程序...
测试人体视觉的反应时间，可以作为vhdl编程的练习之用，也可以更进一步的开发成为具有商业价值的产品，这里面只是能够实现测试人体视觉反应时间的基本功能的程序-Test of human visual reaction time, can be used as VHDL programming exercises used can also be further developed into products with commercial value, there is only able to realize the human visual reaction time test the basic functions of the procedures

2022-10-07 16:40:02下载

积分：1
RS_Encoder
具有16个校验位的RS编码器，在FPGA上实现。(With 16 RS encoder, the parity bit in the FPGA.)

2012-08-06 11:52:37下载

积分：1
5_ADC_Lab
altear max10 adc demo，实验使用了2个adc，最大支持18路adc(altear max 10 demo with 2 adc， max support 18 channel adc)

2021-04-21 14:48:49下载

积分：1
阅读FPGA的SRAM中，然后通过对几个CY7C68013
FPGA读SRAM中的数再传给CY7C68013-Reading SRAM in the FPGA, then pass on a few CY7C68013

2023-07-28 03:05:04下载

积分：1

696524资源总数
103990会员总数
18今日下载