网站首页

登录

this project is based on half adder ,full adder,half subtractor and full subtrac...

于 2022-12-30 发布文件大小:64.04 kB

 0  120

下载积分: 2 下载次数: 1

我要下载

代码说明：

this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

I write the digital phase
本人写的数字锁相环，有模拟数据，学习锁相环很好的材料。参考书“数字锁相环路原理与应用”编写。-I write the digital phase-locked loop, have simulated data, a good phase-locked loop learning materials. Reference book

2023-04-23 05:25:03下载

积分：1
异步FIFO
自己编写的同步和异步FIFO的verilog代码，验证过，有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)

2020-07-03 07:00:02下载

积分：1
USB IPcoreIP核包含文档(带说明)
USB IPcoreIP核包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)

2022-02-18 17:02:37下载

积分：1
SPI
design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip’s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board. The sampling frequency is 20kHZ. Use a potentiometer.(design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip' s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board . The sampling frequency is 20kHZ. Use a potentiometer.)

2010-08-17 19:16:12下载

积分：1
dingshi
定时器加数码管显示源码，以及test bench测试模块源码，经modelsim仿真结果正确(Timer plus digital display source code, and test bench test module source code, by modelsim simulation results are correct)

2013-07-27 10:34:41下载

积分：1
VGA_FPGA
基于FPGA的VGA控制器，可在屏幕显示彩色条纹(A vga controller based on FPGA)

2014-08-15 21:35:07下载

积分：1
flash
本程序是fpga控制flash的读写程序，包括了程序和仿真时的测试文件(fpga flash)

2013-07-21 14:47:36下载

积分：1
ecc算法源码
该源码表述了ecc算法如何用vhdl实现RSA（Ron Rivest，Adi Shamir，Len Adleman三位天才的名字）一样，ECC（Elliptic Curves Cryptography，椭圆曲线密码编码学）也属于公开密钥算

2022-03-07 00:08:00下载

积分：1
SimpleVOut-master
SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.

2020-06-24 21:20:01下载

积分：1
8051参考设计，和其他免费知识产权在8051相比，相对整个D。
8051参考设计，与其他8051的免费IP相比，文档相对较全，Oregano System 提供-8051 reference design, and other free IP in 8051 compared to relatively entire document, Oregano System for

2023-01-19 15:30:04下载

积分：1

696518资源总数
106268会员总数
10今日下载