登录
首页 » VHDL » 全部通过,是我的精心设计,完全满足初学者的要求。

全部通过,是我的精心设计,完全满足初学者的要求。

于 2022-05-29 发布 文件大小:1.73 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 7。对于输入密码锁的关键,假设七个林后重置…
    7对于进入密码锁的按键,假设复位后七个灯显示" 0",而使用sw5、sw6 2,则只要按下并松开sw5后七个灯就显示" 5",而只要按下并松开sw6,七个灯就正确显示值" 6
    2022-08-08 20:59:23下载
    积分:1
  • Digital-System
    A complete VHDL source code to 5-storey elevator
    2014-09-05 11:24:26下载
    积分:1
  • 对于一个扫描程序的编写进行VHDL开发环境
    maxplus2为开发环境 vhdl编写的 扫描 程序-maxplus2 VHDL development environment for the preparation of a scanning program
    2022-03-14 13:51:23下载
    积分:1
  • 1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信...
    1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信号,通过D/A转换,通过ME5534滤波后在示波器上观察; 3、 输出波形要求: 在输入时钟频率为16KHz时,输出正弦波分辨率达到1Hz; 在输入时钟频率为4MHz时,输出正弦波分辨率达到256Hz; 4、 通过RS232C通信,实现FPGA和PC机之间串行通信,从而实现用PC机改变频率控制字,实现对输出正弦波频率的控制。-a use FLEX10-chip RAM resources, in accordance with DDS principle, design sinusoidal signal generated by the top-level functional modules and schematics; 2, the experimental board TLC7259 converters, will be a sinusoidal signal, the D/A conversion, after filtering through the ME5534 oscilloscope observation; 3, the output waveform requirements : the input clock frequency of 16KHz, sine wave output resolution of 1Hz; the input clock frequency of 4MHz, the sine wave output resolution of 256Hz; 4, RS232C communications, FPGA and PC serial communications between in order to achieve PC-frequency control characters, the realization of sine wave output frequency control.
    2022-01-25 19:12:14下载
    积分:1
  • verilog
    关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
    2013-12-26 18:29:35下载
    积分:1
  • COMPLETE-OFDM
    完整的OFDM仿真程序,包括QPSK,16QAM调制,基于MATLAB,各个步骤都有详细的说明。(OFDM simulation program, based on the complete MATLAB, every step is described in detail.)
    2013-05-23 11:31:57下载
    积分:1
  • 2。你可以以任何方式使用这个核心,无论是学术,商业,或
    2. You may use this core in any way, be it academic, commercial, or -- military. Modified or not.-2. You may use this core in any way, be it academic, commercial, or-- military. Modified or not.
    2022-02-15 13:22:40下载
    积分:1
  • VGA显示彩色图像,VHDL,Quartus
    vga显示彩色图像ip,alter开发板-vga display color image,vhdl,quartus
    2022-09-20 17:40:02下载
    积分:1
  • 91026977FC-protocal
    光纤通道协议,包括FC-SW,FC-FS,FC-LS,FC-GS,FC-HBA,FC-AE-ASM等文档。 (Fibre Channel protocols, including FC-SW, FC-FS, FC-LS, FC-GS, FC-HBA, FC-AE-ASM and other documents.)(Fiber channel protocol, including FC-SW, FC-FS, FC-LS, FC-GS, FC-HBA, FC-AE-ASM and other documents. (Fibre Channel protocols, including FC-SW, FC-FS, FC-LS, FC-GS, FC-HBA, FC-AE-ASM and FC-AE-ASM))
    2018-05-16 16:26:01下载
    积分:1
  • BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...
    BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示 -BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display
    2022-08-15 04:42:44下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载