登录
首页 » VHDL » FPGA design of a full set of frequency data, I hope all of you ah like useful

FPGA design of a full set of frequency data, I hope all of you ah like useful

于 2023-01-04 发布 文件大小:590.26 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

FPGA设计频率计全套资料,我希望对大家啊好似有用的-FPGA design of a full set of frequency data, I hope all of you ah like useful

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现...
    VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现-VHDL electronic Responder realized. A number of documents, the main controls are using maps the bank. The remaining modules using VHDL
    2022-03-14 00:36:42下载
    积分:1
  • FPGA development board to write the Verilog code: function is from the client co...
    FPGA开发板上写的Verilog代码: 功能是从电脑端发送一个字节,然后把它接收回来。 -FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.
    2022-03-17 03:39:34下载
    积分:1
  • 遥控器接收解码电路
    设计遥控器接收解码电路。该电路接收编码后的串行数据,解码输出数据。电路接收 到的串行数据的格式为: 4 位同步码“ 1010”, 4 位数据(高位在前), 1 位奇校验码(对前 8 位数据校验)(Design of remote control receiver decoding circuit. The circuit receives the encoded serial data and decodes the output data. The format of the serial data received by the circuit is: 4 bit synchronous code "1010", 4 bit data (high in the front), 1 bit parity check code (check for the first 8 bits of data))
    2017-11-27 15:10:34下载
    积分:1
  • 20071026_091831_632
    SOPC基于MATLAB与DSP Builder设计技术 实验使用说明,非常详细,易于上手(dsp builder)
    2009-04-01 14:44:16下载
    积分:1
  • multifre
    说明:  资料的内容是实现旋转机械同步整周期采样的数据采集系统相关文献资料,包括鉴相信号如何倍频,机械振动信号相位如何检测等的实现方法。(Information content is for rotating mechanical synchronization synchronous sampling data acquisition system-related documents, including the Kam-believe number to harmonic mechanical vibration signal phase to detection of realization.)
    2010-04-26 15:56:20下载
    积分:1
  • ds18b20
    verilog编写的ds18b20温度传感器程序,可综合(ds18b20 program written in verilog)
    2020-10-29 10:29:56下载
    积分:1
  • QPSK_demod
    说明:  QPSK的解调程序,采用Verilog编写而成(QPSK demodulation program, written by Verilog)
    2020-02-29 19:51:38下载
    积分:1
  • here is realized simple FIFO stack in vhdl. very simple example, but very help...
    here is realized simple FIFO stack in vhdl. very simple example, but very helpful.
    2022-03-12 07:44:59下载
    积分:1
  • 用VHDL编写的8259控制,供大家使用.
    用VHDL编写的8259控制,供大家使用.-with VHDL control of the preparation of the 8259, for your use.
    2023-07-08 01:55:02下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载