登录
首页 » VHDL » vhdl 语言代码多路复用器

vhdl 语言代码多路复用器

于 2023-04-22 发布 文件大小:9.60 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

multiplexerwe 的 vhdl 程序可以写也像 thisits 非常简单的代码为 beginers 了解 4: 1 多路复用器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AXI-HP-ZYNQ
    用Vivado IPI搭建的Zynq-7000 PS到PL通信过程,使用了AXI-HP接口,利用AXI-DMA IP实现直接读写DDR的过程,软件可以配置传输尺寸。(The Zynq-7000 PS to PL communication process is built by Vivado IPI. AXI-HP interface is used, and AXI-DMA IP is used to read and write DDR directly. The software can configure the transmission size.)
    2020-12-01 20:39:27下载
    积分:1
  • uart
    UART功能,可以增加在NIOS2內,主要來做外部Flash的擦除及寫入,需搭配上位機傳輸字串來控制(UART function, can increase the NIOS2, the main external Flash to do the erase and write, to be a string with the host computer to control the transmission)
    2011-08-25 09:32:35下载
    积分:1
  • line_four
    利用verilog HDL逐点比较法实现直线和圆弧插补(Use verilog HDL by-point comparison method to achieve linear and circular interpolation)
    2020-12-01 14:59:27下载
    积分:1
  • A-VLSI-PROGRESSIVE-CODING-FOR-WAVELET-BASED-IMAGE
    this is fpga based vhdl coding and report for wavlet based image compression in vhdl
    2012-01-13 18:00:29下载
    积分:1
  • Acoustic-Fingerprinting-master
    说明:  acousting fingerprint enhancement
    2019-06-03 21:23:50下载
    积分:1
  • Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8)...
    Verilog module containing a synthesizable CRC function // * polynomial: (0 1 8) // * data width: 8-Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8) //* data width: 8
    2022-08-18 21:19:43下载
    积分:1
  • HDMI_FPGA
    该源码可基于FPGA设置多分辨率的HDMI显示,且其包含了完整的时序和端口、地址映射,可以很方便的将其移植(The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted)
    2020-12-17 11:09:12下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • 用于FPGA的反Z变换算法的Verilog代码。可用于JPEG及MPEG压缩算法。...
    用于FPGA的反Z变换算法的Verilog代码。可用于JPEG及MPEG压缩算法。-FPGA for the anti-Z transform algorithm of Verilog code. Can be used in JPEG and MPEG compression algorithms.
    2022-02-25 16:18:57下载
    积分:1
  • VHDL写的PWM发生器,仿真通过,波形基本完美,可以用于直流电机的控制...
    VHDL写的PWM发生器,仿真通过,波形基本完美,可以用于直流电机的控制-PWM generator written in VHDL, simulation is passed, the basic waveform perfect, can be used for DC motor control
    2022-09-19 14:15:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载