登录
首页 » VHDL » HARRIS 角点检测算法

HARRIS 角点检测算法

于 2023-01-31 发布 文件大小:18.33 kB
0 42
下载积分: 2 下载次数: 1

代码说明:

HARIS角点检测Harris角点检测HARRIS CORENR探测器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TRY-1516-CSV0115--- SANGEETHA
    VHDL BASED DATA COMPRESSION
    2019-01-01 16:37:53下载
    积分:1
  • FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中...
    FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中-FPGA in Verilog source code under the PWM, including the target program, can be directly downloaded to use, can be used in motor control in
    2022-07-04 10:40:23下载
    积分:1
  • 应用硬件描述语言产生随机数,在模糊控制仿真中应用的较多...
    应用硬件描述语言产生随机数,在模糊控制仿真中应用的较多-By VHDL generating random Numbers, in the application of the fuzzy control simulation
    2022-06-15 20:13:25下载
    积分:1
  • dossvga
    dos下的svga图形库,包括读bmp位图,打点划线等(svga graphics library under dos)
    2015-10-18 22:30:38下载
    积分:1
  • EDA_C2262
    Quartus_II_9.0破解器有明确的破解Quartus_II_9.0的步骤(Quartus_II_9. 0 cracked the clear cracked Quartus_II_9. 0 steps)
    2011-11-07 21:31:47下载
    积分:1
  • 用verilog写的基于cpld的出租车计费器的源码,需要的参考一下
    用verilog写的基于cpld的出租车计费器的源码,需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to
    2022-06-11 23:05:49下载
    积分:1
  • jpeg_fpga
    基于FPGA的JPEG解码,对开发图片解码的人有用。(FPGA-based JPEG decoding, the development of image decoding useful.)
    2014-02-24 09:19:22下载
    积分:1
  • 32位元浮点数加法器,用于以VHDL编写的32位元CPU
    32位元浮点数加法器,用于以VHDL编写的32位元CPU-32 bits floating-point Add
    2022-10-08 15:20:02下载
    积分:1
  • 93 std
    -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn
    2022-02-25 16:35:00下载
    积分:1
  • spi
    该程序是一个可完成订制化的SPI双向总线接口,时钟相位、极性,以及分频比全部可通过寄存器进行配置,已经在ISE下通过综合,占用资源少,强烈推荐 (The program is a complete custom of SPI bidirectional bus interface, clock phase, polarity, and the divider ratio can all be configured through the register, has been in the ISE through an integrated, small footprint, it is strongly recommended)
    2013-07-02 14:07:16下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载