-
本程序使用vhdl编写的jtag接口实现程序,其中有些功能未能实现,希望有人能够帮忙完善!
本程序使用vhdl编写的jtag接口实现程序,其中有些功能未能实现,希望有人能够帮忙完善!-vhdl the procedures used to prepare the jtag interface procedures, which some of them did not materialize, hope someone can help perfect!
- 2022-03-01 07:15:01下载
- 积分:1
-
Dice_game
VHDL Project for beginners. Electronic dice game. Perfect for Spartan devices.
- 2011-02-22 22:07:59下载
- 积分:1
-
ZEDBOARD
ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)
- 2021-03-23 21:19:15下载
- 积分:1
-
RX_RS_DEC
OFDM系统新型RS编解码的verilogHDL设计,经测试误码率性能提高(OFDM system verilogHDL new RS codec design, improved bit error rate performance tested)
- 2020-12-31 10:59:00下载
- 积分:1
-
Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA...
基于芯片MAX502的十二位并行DAC芯片的程序,利用FPGA中的ROM查表进行数据存储-Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA in the ROM look-up table for data storage
- 2022-05-18 20:20:32下载
- 积分:1
-
数字式移相信号发生器可以产生预置频率的正弦信号,也可产生预置相位差的两路同频正弦信号,并能显示预置频率或相位差值;...
数字式移相信号发生器可以产生预置频率的正弦信号,也可产生预置相位差的两路同频正弦信号,并能显示预置频率或相位差值;-digital phase shifting generator can produce preset frequency sinusoidal signal, Preferences may also have phase difference with the way the two-frequency sinusoidal signal, and can show that the preset frequency or phase difference value;
- 2023-07-21 04:20:04下载
- 积分:1
-
FPGA读写SDRAM的实例
FPGA对SDRAM进行读写测试程序,亲测有效无误。(FPGA reads and writes test programs for SDRAM.)
- 2017-09-18 14:51:53下载
- 积分:1
-
dds
说明: 基于fpga的函数发生器设计通过fpga实现正弦波输出(基于fpga的函数发生器)
- 2009-08-01 08:47:29下载
- 积分:1
-
FSM
lap trinh FSM may trang thai
- 2014-10-22 15:56:39下载
- 积分:1
-
G.hnMAC层功能代码MPDU ASSEMBLER
G.hnMAC层功能代码,实现了MPDU的资源调度(G.gn MAC codeG.gn MAC codeG.gn MAC code)
- 2011-05-18 11:23:08下载
- 积分:1