登录
首页 » VHDL » This is a verilog file which is used as a decoder

This is a verilog file which is used as a decoder

于 2023-02-17 发布 文件大小:97.94 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

This a verilog file which is used as a decoder-This is a verilog file which is used as a decoder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dds
    基于DDS和SOPC的谐波信号发射器,拥有可调节的频率,阶段和谐波比例的谐波信号发射器由本文所设计。(Based on DDS and SOPC harmonic signal transmitter, with adjustable frequency, phase and harmonic proportion of harmonic signal transmitter designed by this article.)
    2016-04-26 09:21:50下载
    积分:1
  • CPU
    十一和通过vivado实现多周期cpu,各种作业再里面包含了(Realizing multi period CPU)
    2020-12-29 10:19:00下载
    积分:1
  • USART
    基于USART的ARM与FPGA通信实验(Based on the ARM and FPGA communication experiment of USART )
    2017-04-15 16:58:30下载
    积分:1
  • FPGAsheijidaquan
    说明:  fpga设计常用资料大全,包含常用的FPGA程序资料,对FPGA学习者有很大的帮助。(Encyclopedia of common information fpga design, FPGA that contains commonly used procedures for information on the FPGA is very useful to learners.)
    2009-07-25 21:45:30下载
    积分:1
  • VHDL的例子很多,没有试验,供大家参考
    很多VHDL例子,没有测试,供大家参考-VHDL many examples, there is no test, for your reference
    2022-02-03 19:06:54下载
    积分:1
  • crc_verilog_xilinx
    crc校验,非常好用,是从Xilinx的IP演化来的(crc脨 拢 脩茅 拢 卢 脟 鲁 拢 潞 脙脫脙 拢 卢 脢脟)
    2021-03-01 11:49:34下载
    积分:1
  • vhdl+verilog
    小波提升算法源码,里面一个txt文件可以当作算法参考;(Wavelet lifting algorithm source code, inside a TXT file can be used as algorithm reference;)
    2018-06-20 09:28:28下载
    积分:1
  • buffer for in/out data.
    buffer for in/out data.
    2023-02-22 20:05:04下载
    积分:1
  • ISPPCBforFPGA
    Xilinx,Altera,ARM,AVR,S52,Lattice等系列FPGA的下载线电路图和PCB(Xilinx, Altera, ARM, AVR, S52, Lattice series FPGA download cable circuit diagram and PCB)
    2009-12-14 16:55:35下载
    积分:1
  • 数字电路 贪食蛇游戏
    VHDL     贪食蛇游戏用游戏把子上下左右控制蛇的方向,寻找吃的东西,每吃一口就能得到一定的积分,而且蛇的身子会越吃越长,身子越长玩的难度就越大,不能碰墙,不能咬到自己的身体,更不能咬自己的尾巴,等到了一定的分数,就能过关,然后继续玩下一关。
    2022-03-17 03:15:55下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载