登录
首页 » VHDL » 这是FPGA的Spartan 3E基础工程文件。该项目是基于VGA游戏…

这是FPGA的Spartan 3E基础工程文件。该项目是基于VGA游戏…

于 2023-02-25 发布 文件大小:2.05 kB
0 88
下载积分: 2 下载次数: 2

代码说明:

this fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.-this is fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Input_filter
    Module for filtering input digital signal
    2015-03-05 16:53:07下载
    积分:1
  • CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    2022-01-25 22:02:59下载
    积分:1
  • liuy
    一个精确时钟的v-log程序,只用一个全局时钟,增加了精确度(An accurate clock in the v-log program, only one global clock, increased accuracy)
    2010-08-25 12:26:25下载
    积分:1
  • mypro_synfifo
    基于IP核RAM的同步fifo设计,工程使用Xilinx的开发软件ISE(RAM-based synchronization fifo IP core design, engineering, software development using Xilinx ISE)
    2020-09-22 01:27:56下载
    积分:1
  • Acoustic-Fingerprinting-master
    acousting fingerprint enhancement
    2019-06-03 21:23:50下载
    积分:1
  • 74ls165
    74ls165电路源代码verilog,已经验证。(74ls165 verilog)
    2020-11-22 22:59:34下载
    积分:1
  • vga_driver
    verilog语言设计的VGA驱动。在Quarus11.0下编译成功,并在Altera cyclone4开发板上测试OK(verilog language design VGA driver. In Quartus11.0 successfully compiled and Altera cyclone4 development board test OK)
    2016-05-25 17:19:18下载
    积分:1
  • verilog8B10B
    8b10b编码方式,verilog语言实现,有测试程序。能成功编码。没有环回验证,读者可自行编写环回验证测试程序。(8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.)
    2014-04-08 13:37:34下载
    积分:1
  • xapp460
    说明:  利用FPGA实现TMDS接口标准,可用于DVI以及HDMI接口的FPGA实现(含文档)(Video Connectivity Using TMDS I/O in Spartan-3A FPGAs)
    2021-04-13 11:48:56下载
    积分:1
  • Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8)...
    Verilog module containing a synthesizable CRC function // * polynomial: (0 1 8) // * data width: 8-Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8) //* data width: 8
    2022-08-18 21:19:43下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载