登录
首页 » VHDL » RISC CPU IP CORE can be used to direct the development and application of the pr...

RISC CPU IP CORE can be used to direct the development and application of the pr...

于 2023-02-24 发布 文件大小:561.40 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

RISC CPU IP CORE 可以用于直接的工程开发应用 有详细的说明书-RISC CPU IP CORE can be used to direct the development and application of the project has a detailed brochure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于FPGA的调制,实现了QPSK调制,所用芯片为Artera的CycloneIIEp2C5T114C8...
    基于FPGA的调制,实现了QPSK调制,所用芯片为Artera的CycloneIIEp2C5T114C8-FPGA-based modulation, realize the QPSK modulation, the chip used for Artera
    2022-06-16 16:50:45下载
    积分:1
  • counter
    基于fpga的计数器模块 分频 可移植 完美实现(Perfect realization of frequency division and portability of counter module based on FPGA)
    2020-06-20 21:00:01下载
    积分:1
  • FSK
    2FSK的matlab仿真,叠加了高斯白噪声(2FSK matlab simulation, superimposed on a Gaussian white noise)
    2021-04-13 02:58:56下载
    积分:1
  • 自己编的一个分频器的程序模版 虽然原理很简单,经过多次实践很实用 被多次用在其它的程序中...
    自己编的一个分频器的程序模版 虽然原理很简单,经过多次实践很实用 被多次用在其它的程序中-own series of the dividers of a procedure template Although very simple principle, after repeated practice by many very practical use in other proceedings, and,
    2022-02-15 15:20:10下载
    积分:1
  • wireless_communication
    无线通信调制解调用的verlog和matlab程序,很大很实用。(Wireless modem calls verlog and matlab program, very very practical.)
    2010-05-31 10:01:18下载
    积分:1
  • cpldfpga
    《CPLDFPGA嵌入式应用开发技术白金手册》源代码,涉及FPGA/CPLD的各个方面,键盘扫描,LED扫描等简单程序及滤波器等的设计(" CPLDFPGA platinum embedded application development technology handbook" source code, related to FPGA/CPLD all aspects of the keyboard scanning, LED scanning filters, such as simple procedures and design)
    2009-04-20 20:59:16下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • 数码管显示有片选 模块 四输入,与其他模块相连即可使用
    数码管显示有片选 模块 四输入,与其他模块相连即可使用-digital film of the election showed that four input modules, and other modules can be linked to the use of
    2022-08-24 22:54:51下载
    积分:1
  • RS(204-188)decoder_verilog
    采用verilog实现的有限域GF(28)弱对偶基乘法器,本原多项式: p(x) = x^8 + x^4 + x^3 + x^2 + 1 ,多项式基: {1, a^1, a^2, a^3, a^4, a^5, a^6, a^7},弱对偶基: {1+a^2, a^1, 1, a^7, a^6, a^5, a^4, a^3+a^7}(Verilog achieved using the finite field GF (28) weak dual basis multiplier)
    2016-06-12 16:31:51下载
    积分:1
  • verilog程序设计教程,适合初学者。
    verilog程序设计教程,适合初学者。-verilog programming tutorial for beginners.
    2023-03-06 05:00:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载