登录
首页 » VHDL » The use of Altera' s FPGA

The use of Altera' s FPGA

于 2023-04-02 发布 文件大小:194.49 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个RAM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a RAM memory.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • stm32adc12路采集DMA
    说明:  adc采集多路采集多通道基于dma的adc采集(ADC acquisition, multi-channel acquisition and multi-channel acquisition)
    2020-06-19 06:20:01下载
    积分:1
  • AD7991_7995_7999
    AD7991_7995_7999转换器说明(4-Channel, 12-/10-/8-Bit ADC with I2C-Compatible Interface in 8-Lead SOT-23)
    2013-05-15 20:14:11下载
    积分:1
  • CAN
    说明:  ZYNQ中 PS 端 CAN接口的基本使用方法,并通过 CAN接口实现与 PC 端 CA N调试软件之间的数据接收和发送(The basic use method of PS end can interface in zynq, and the data receiving and sending with PC end can debugging software through can interface)
    2020-04-03 16:41:52下载
    积分:1
  • system gen & accel dsp 培训资料
    system gen & accel dsp 培训资料-system gen & accel dsp
    2022-07-25 06:11:31下载
    积分:1
  • 脉动进位加法器
    设计的结构是纹波进位加法器,但执行的操作是加法和减法,两种操作都是32位的,具体取决于控制信号。如果控制信号为“1”,则选择减法,然后选择“0”,然后选择加法
    2022-02-02 17:58:16下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • Ddiggitalfiili
    数字滤波器的C语言实现,,包含高通、低通、带通滤波器 (The C language implementation of the digital filter, including the high-pass, low pass, band-pass filter)
    2020-07-03 01:40:01下载
    积分:1
  • muxcounter
    Multiplexer styles in VHDL
    2017-09-11 14:06:42下载
    积分:1
  • 编译实现循环码的产生,用FOR循环分别对其中的码元进行设置。...
    编译实现循环码的产生,用FOR循环分别对其中的码元进行设置。-Implementation cycle of the compiler generated code, respectively, using FOR Cycle one of the key element of the set.
    2022-08-11 07:55:45下载
    积分:1
  • SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....
    SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.
    2022-01-25 22:11:23下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载