-
xapp953
Two-Dimensional Rank Order Filter
Author: Gabor Szedo
- 2012-05-15 02:50:41下载
- 积分:1
-
regress-900055
The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
- 2013-12-27 00:29:58下载
- 积分:1
-
decoder_38
这是基于Quartus2 开发环境和verilog hdl语言写的38译码器(This is based development environment and Quartus2 verilog hdl language used to write decoder 38)
- 2013-08-04 09:53:07下载
- 积分:1
-
FPGA 全数字化实现信号发生器
FPGA 全数字化实现信号发生器,产生正弦、三角、方波;幅值频率可调
- 2022-04-06 14:39:16下载
- 积分:1
-
Shumaguan
在BASYS3上实现跑马灯的功能。第一LED交替闪烁;第二LED由左至右逐个变亮,再逐个变暗;第三LED由右至左逐个变亮,再逐个变暗;第四LED由两边逐个变亮,再从中间逐个变暗。(Realize the function of the horse light on BASYS3. The first LED flashes alternately; second LED brightens from left to right and then darkens one by one; the third LED turns from right to left, then darkens one by one, and then darkens one by one; fourth LED is brightened by both sides, and then darkening from the middle.)
- 2018-06-21 11:06:16下载
- 积分:1
-
ALU verilog
无符号的并行乘法器的结构基于观察在增殖过程中的部分产品可以并行计算。
乘法运算的符号操作数,2 的补数系统中生成双长度的积。总体战略是累积的部分产品作为选定由乘数位添加版本被乘数。
- 2022-02-27 04:25:03下载
- 积分:1
-
cpu_code_8051
vhdl code for 8051 processor
- 2010-06-25 15:16:07下载
- 积分:1
-
基于dds的波形发生器
说明: DDS的基本原理主要由五部分组成,分别是;相位累加器,正弦波形存储器,数模转换器,低通滤波器和时钟,将相位累加器输出的数据作为地址,用来查询表的数据,将取出的正弦数据通过数模转换器输出模拟信号,模拟信号再通过一个低通滤波器输出纯净的正弦波信号。(The basic principle of DDS is mainly composed of five parts: phase accumulator, sinusoidal waveform memory, digital to analog converter, low-pass filter and clock. The output data of phase accumulator is used as address to query the data of table. The extracted sinusoidal data is output analog signal through digital analog converter, and the analog signal is output pure sine through a low-pass filter Wave signal.)
- 2020-09-16 23:34:30下载
- 积分:1
-
convolution_network_on_FPGA-master
在FPGA平台上运行的CNN模型,可以完成相关的功能(The CNN model that runs on the FPGA platform can complete the related functions)
- 2018-01-22 01:38:05下载
- 积分:1
-
MAC
this is a Multiplier and Accumulate (MAC). written in VHDL
- 2010-08-09 23:40:46下载
- 积分:1