-
HDMI_FPGA
该源码可基于FPGA设置多分辨率的HDMI显示,且其包含了完整的时序和端口、地址映射,可以很方便的将其移植(The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted)
- 2020-12-17 11:09:12下载
- 积分:1
-
URAT 部分VHDL源码 大家多多支持 哈哈
URAT 部分VHDL源码 大家多多支持 哈哈 -VHDL source URAT part of U.S. support of Haha
- 2022-02-20 22:56:56下载
- 积分:1
-
adder
用于实现FPGA硬件开发使用的加法器,需要注意的是用Verilog语言实现的(The adder used to realize FPGA hardware development needs to be realized in Verilog language)
- 2020-06-22 03:20:01下载
- 积分:1
-
SinGen
使用Verilog编写的正弦波生成工程,使用ROM核产生,利用mif文件(Written using Verilog sine wave generation projects using ROM nuclear generation, use mif file)
- 2015-04-24 16:40:21下载
- 积分:1
-
vhdl code for decoder and detemines the basic mechanism of gates of decoder
vhdl code for decoder and detemines the basic mechanism of gates of decoder
- 2022-01-25 15:11:52下载
- 积分:1
-
csbar(3) : X"E0000" to X"E01FF"
-- M68008 Address Decoder
-- Address decoder for the m68008
-- asbar must be 0 to enable any output
-- csbar(0) : X"00000" to X"01FFF"
-- csbar(1) : X"40000" to X"43FFF"
-- csbar(2) : X"08000" to X"0AFFF"
-- csbar(3) : X"E0000" to X"E01FF"
-- download from www.pld.com.cn & www.fpga.com.cn
--- M68008 Address Decoder-- Address decod er for the m68008-- 0 asbar must be to enable any o utput-- csbar (0) : X "00000" to X "01FFF"-- csbar (1) : X "40000" to X "43FFF"-- csbar (2) : X "08000" to X "0AFFF"-- csbar (3) : X "E0000" to X "E01FF"-- download from www.pld. com.cn
- 2022-02-26 21:53:57下载
- 积分:1
-
example16-dac7512-sina-wave-ok
VHDL 基于cpld EPM570的DA转换代码(VHDL CPLD EPM570 the DA conversion code based on)
- 2014-12-08 14:02:34下载
- 积分:1
-
cn60
六十进制计数器用于计数等操作,代码的实现方式很简单(Six decimal counter for counting operation, the code is very simple implementations)
- 2014-12-10 10:10:50下载
- 积分:1
-
17_walsh_128
walsh码,在CDMA系统中经常使用到的方法,在quartusII环境下实现的。(walsh code in the CDMA system, the method often used in quartusII environment to achieve.)
- 2020-07-03 09:00:02下载
- 积分:1
-
1pps
fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
- 2020-06-20 17:00:01下载
- 积分:1