登录
首页 » VHDL » I2C控制器源代码,Verilog HDL语言,可以直接调用

I2C控制器源代码,Verilog HDL语言,可以直接调用

于 2023-04-28 发布 文件大小:2.13 kB
0 72
下载积分: 2 下载次数: 1

代码说明:

I2C控制器的源代码,Verilog HDL语言编写,可以直接调用-I2C controller source code, Verilog HDL language, you can directly call

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog实现qdpsk调制解调
    实现qpsk解码,适合新手学习,代码简单,好用(mplementation of QPSK decoding)
    2018-11-16 23:36:38下载
    积分:1
  • 只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚...
    只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚,推荐使用电流输出。-Only two general-purpose FPGA pins, you can realize FPGA and Ethernet PC machine! ! If you have ALTERA_DE1 development board, you can look under the direct effect, with other board you will need to reconsider the distribution of pins, recommended the use of current output.
    2023-07-19 16:10:04下载
    积分:1
  • BT1120转GTX详细设计方案
    说明:  bt1120设计方案,描述了具体的方案设计以及整体的架构设计(Bt1120 design scheme, describes the specific scheme design and the overall architectural design)
    2020-06-25 05:40:02下载
    积分:1
  • digital_lock_vga_display
    Altera DE1平台的数字密码锁设计,可以驱动VGA显示(Altera DE1 platform digital password lock design, can drive VGA display)
    2017-10-31 10:41:38下载
    积分:1
  • Noc
    说明:  credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • 供大家学习以太网VHDL和Verilog代码
    以太网的vhdl和verilog代码,供大家学习-Ethernet VHDL and Verilog code for everyone to learn
    2022-08-21 10:09:17下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • C4gx15_starter_qsys_pcie_gen1x1
    PCIe demo sample code
    2020-12-09 16:39:19下载
    积分:1
  • Optimised_OMP
    一种压缩感知信号恢复算法,针对贪婪迭代类算法中的正交匹配追踪(OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的,无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法,即Optimised_OMP,保证每次迭代选出的原子与已选出的原子序列所构成的平面正交,因而可以使残差下降的更快,从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
    2021-03-08 10:19:29下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载