登录
首页 » VHDL » Combined unit GPS clock synchronization detection unit merger GPS synchronized c...

Combined unit GPS clock synchronization detection unit merger GPS synchronized c...

于 2023-05-04 发布 文件大小:1.17 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

合并单元内GPS同步时钟的检测 合并单元内GPS同步时钟的检测-Combined unit GPS clock synchronization detection unit merger GPS synchronized clock detection

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CYUSB3.0
    USB3.0开发板资料,采用CYUSB3.0(USB3.0 development board, using CYUSB3.0)
    2014-02-18 08:19:00下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • 2022-01-25 14:18:53下载
    积分:1
  • FFT_top_5
    方案组成模块及系统框图 本方案设计主要由以下模块组成 1:顶层模块 2:数据输入排序模块 3:系统控制模块 4:RAM控制器模块 5:ROM控制器模块 6:蝶型单元模块(Program composition module and system diagram The design of this scheme is mainly composed of the following modules 1: top module 2: data input sorting module 3: system control module 4:RAM controller module 5:ROM controller module 6: butterfly type unit module)
    2017-08-23 16:23:54下载
    积分:1
  • led 点阵显示led――rom实现,功能模块分离 就爱可根据卡加大公开吉安市贷款给经济...
    led 点阵显示led――rom实现,功能模块分离 就爱可根据卡加大公开吉安市贷款给经济 -led dot matrix display led-- rom realized, functional modules can be separated on the basis love Cagayan open to the public Ji"an City loans to the economy
    2022-04-18 05:01:17下载
    积分:1
  • Distributed arithmetic
    DA 实现用于 FIR 实现筛选器假定系数固定的那冲激响应和这种行为使得它可能使用的基于 ROM 的下尿路症状
    2022-07-28 03:52:59下载
    积分:1
  • this document is in two MAXplusII environment through the development and operat...
    此两文件是在MAXplusII环境下开发并运行通过的VHDL文件,实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.
    2022-02-26 14:17:56下载
    积分:1
  • piano_final
    ASK,FSK,PSK,DPSK调制解调的详细仿真代码(ASK, FSK, PSK, DPSK modulation and demodulation detailed simulation code)
    2021-02-26 16:49:37下载
    积分:1
  • EDA_C2262
    Quartus_II_9.0破解器有明确的破解Quartus_II_9.0的步骤(Quartus_II_9. 0 cracked the clear cracked Quartus_II_9. 0 steps)
    2011-11-07 21:31:47下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载