登录
首页 » VHDL » 一个latch3 VHDL编写。

一个latch3 VHDL编写。

于 2022-04-15 发布 文件大小:260.79 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

A latch3 written in VHDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 简易制作呼吸灯小程序
    主要通过频率分配 实现不同时间的变化 达到呼吸一闪一闪的效果
    2022-07-10 13:56:48下载
    积分:1
  • dianzhen
    fpga实验板上16*16点阵显示汉字的程序-翻译结果fpga实验板上16*16点阵显示汉字的程序(Experimental fpga board 16* 16 dot matrix display Chinese program- translation results fpga experimental board 16* 16 dot matrix display Chinese characters in the program)
    2013-12-24 16:28:00下载
    积分:1
  • I downloaded off the Internet and debug off, and the full realization of NIOS un...
    本人上网下载下来并调试过的,完全实现NIOS 下对SD卡读写及包括FAT16文件系统的实现,使用的是QT8.1,FPGA里实现,里面有详细接线图,是完整的一个工程,在EP2C20Q240C8里调试成功-I downloaded off the Internet and debug off, and the full realization of NIOS under the SD card reader and includes FAT16 file system implementation, using QT8.1, FPGA years to achieve, which detailed wiring diagram, is a complete one project in EP2C20Q240C8 debug in the success of
    2022-02-26 09:47:41下载
    积分:1
  • GBT-15946-2008GPIB
    GBT 15946-2008 GPIB可编程仪器标准数字接口的高性能协议 概述 (GBT 15946-2008 GPIB Programmable Instruments standard digital interface for high-performance protocol Overview)
    2012-08-30 11:49:29下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • SDRAM基础性控制核 很有用的 VHDL状态机实现
    SDRAM基础性控制核 很有用的 VHDL状态机实现-SDRAM control of the nuclear basic useful VHDL state machine implementation
    2022-07-10 17:18:23下载
    积分:1
  • vhdl设计事例,有助于FPGA初学着,High
    vhdl设计事例,有助于FPGA初学着,High-Performance 1024-Point Complex FFT-vhdl design examples, to help novice FPGA. High-Performance 1024-Point Complex FFT
    2023-06-12 19:40:12下载
    积分:1
  • ps2
    使用verliog实现ps2键盘接口的驱动,通过altera cyclone 第四代验证通过(Use verliog implement ps2 keyboard interface driven by a fourth-generation verified by altera cyclone)
    2015-12-17 16:28:38下载
    积分:1
  • 用verilog编写的网卡芯片rtl级。前仿后仿都通过了,可以在modelsim上运行察看...
    用verilog编写的网卡芯片rtl级。前仿后仿都通过了,可以在modelsim上运行察看-verilogrtl After the former imitation through imitation, it can run on the look modelsim
    2022-09-01 11:30:03下载
    积分:1
  • 32位-33M 从模式(target)PCI接口参考设计_lattice
    说明:  32位/33M 从模式(target)PCI接口参考设计,Lattice提供。由于PCI时序较复杂,此设计仅能供参考(32/route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only)
    2005-10-24 19:35:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载