登录
首页 » VHDL » 用VHDL语言实现的LDPC码的硬件语言实现,对比验证…

用VHDL语言实现的LDPC码的硬件语言实现,对比验证…

于 2023-05-19 发布 文件大小:1.93 kB
0 183
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言编写的LDPC码硬件实现语言,相对于verilog的,比较简单-Using VHDL language LDPC code hardware implementation language, compared to Verilog, and relatively simple

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zuixiangxide_NIOS_kaifajiaocheng
    来自于NIOSII的那些事,该书详细地介绍了NIOSS的使用过程,非常适合初学者。(From the NIOSII those things, the book are detailed in this paper NIOSS use process, very suitable for beginners. )
    2011-12-13 11:33:57下载
    积分:1
  • build a music player with nios 2
    build a music player with nios 2
    2023-01-23 06:00:03下载
    积分:1
  • sdio_slave
    SDIO slave verilog code
    2021-03-26 15:39:13下载
    积分:1
  • 基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用
    基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL-based display program in 1602, contains the complete source code, locking pin, as well as download files documents can be directly downloaded using
    2023-06-18 04:20:03下载
    积分:1
  • USB_Serial1
    实现basys3板子的串口通信,内容非常纤细,还带有数码管显示(Realization of serial communication of basys3 board)
    2021-03-26 17:19:13下载
    积分:1
  • EEPROM_at25320a
    Commponent for drivering EEPROM memory AT25320 from Avalon bus.
    2013-11-22 00:04:04下载
    积分:1
  • vmm_log
    vmm log 验证平台,采用vmm搭建 (vmm log verification platform, built by vmm)
    2011-04-30 20:02:06下载
    积分:1
  • pl_read_write_ps_ddr
    说明:  PL 和 PS 的高效交互是 zynq 7000 soc 开发的重中之重,常常需要将 PL 端的大量数据实时送到 PS 端处理,或者将 PS 端处理结果实时送到 PL 端处理,但是各种协议非常麻烦,灵活性也比较差,直接通过 AXI 总线来读写 PS 端 ddr 的数据,这里面涉及到 AXI4 协议,vivado 的 FPGA 调试等。(The efficient interaction between PL and PS is the top priority of zynq 7000 SoC development. We often need to send a large amount of data from PL to PS for real-time processing, or send the processing results from PS to pl for real-time processing. In general, we will think of using DMA for processing, but various protocols are very troublesome and the flexibility is poor. This course explains how to use Axi directly Bus to read and write DDR data of PS terminal, which involves axi4 protocol, FPGA debugging of vivado, etc.)
    2021-01-22 17:46:44下载
    积分:1
  • EPM570
    非常好的EPM570(CPLD)学习程序源码,适合初学者,能让其快速入门(Very good EPM570 (CPLD) learning program source code, suitable for beginners, allowing its Quick Start)
    2013-09-11 10:18:59下载
    积分:1
  • MX25L6445E--Verilog--v1.18
    MX25L6445E开发时间,Verilog语言(MX25L6445E development time, Verilog language)
    2011-07-20 15:11:31下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载