登录
首页 » VHDL » 基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用

基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用

于 2023-06-18 发布 文件大小:774.83 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL-based display program in 1602, contains the complete source code, locking pin, as well as download files documents can be directly downloaded using

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于Verilog的FFT核
    2022-10-27 16:20:03下载
    积分:1
  • ds312_Spartan-3E-FPGA
    FPGA资料与所用元器件的数据参考手册与应用指南(ds312_Spartan-3E FPGA Family )
    2012-09-18 21:43:54下载
    积分:1
  • This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...
    This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    2022-04-07 07:47:24下载
    积分:1
  • vhdl-golden-reference-guide
    vhdl golden reference guide
    2012-12-31 03:56:13下载
    积分:1
  • 用Verilog HDL实现I2C总线功能,对I2C总线有很大帮助
    用Verilog HDL实现I2C总线功能,对I2C总线有很大帮助-I2C bus contrll functions implemented by Verilog HDL.
    2022-06-01 23:07:46下载
    积分:1
  • A VHDL source code for testing the digits and the switches on a spartan 3 basys...
    A VHDL source code for testing the digits and the switches on a spartan 3 basys board
    2023-06-18 08:35:04下载
    积分:1
  • 电子密码锁的vhdl编程实现,不知以前有没有人做过的。
    电子密码锁的vhdl编程实现,不知以前有没有人做过的。-electronic locks VHDL programming, I wonder if the past is not done.
    2022-06-19 03:31:21下载
    积分:1
  • 400rdm
    说明:  用于FPGA的学习,大家值得借鉴,可以好好学习一下(this is for fpga and you can use this.)
    2020-06-16 15:20:02下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • 0720_03_AD_uart
    基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载