-
music
音乐和的设计,硬件语言描叙,书上的源代码哦(Music and design, hardware language describes, the book s source code Oh)
- 2008-12-13 21:40:09下载
- 积分:1
-
用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!...
用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!-prepared using VHDL code for all to study and exchange to facilitate learning!
- 2023-01-23 12:20:04下载
- 积分:1
-
Huffman_enc_dec
Huffman encoder decoder verilog
- 2021-03-21 00:49:17下载
- 积分:1
-
Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...
基于状态图的光电编码器4倍频vhdl程序,输入相位差90度的两相,输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal
- 2022-03-17 02:46:02下载
- 积分:1
-
Asqare
用fpga实现的连连看游戏,功能还不完善,不过可以借鉴。(Realize with FPGA Lianliankan game, function is not perfect, but can be used for reference.)
- 2012-08-27 18:39:59下载
- 积分:1
-
FPGA_LED
FPGA入门点亮一个LED灯,作为FPGA入门级程序(FPGA is)
- 2012-03-26 21:57:27下载
- 积分:1
-
add(FLP)
一个32位元的浮点数加法器,可将两IEEE 754格式内的值进行相加(A 32-bit floating-point adder can be both within the IEEE 754 format to add value)
- 2021-04-06 18:19:02下载
- 积分:1
-
primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...
本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.
- 2022-07-07 05:54:22下载
- 积分:1
-
一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形...
一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形-An accurate clock source to the 0.01s for the beginner to understand VHDL helpful not only to the simulation waveform of the source
- 2022-02-19 22:00:27下载
- 积分:1
-
Verilog的150个经典设计实例
Verilog经典实例.包括洗衣机红路灯、兹自动方麦基、等式子可用(Classic examples of Verilog. Including red street lights for washing machines, ZAM, equation availability)
- 2021-03-17 16:49:20下载
- 积分:1