登录
首页 » VHDL » A VHDL source code for testing the digits and the switches on a spartan 3 basys...

A VHDL source code for testing the digits and the switches on a spartan 3 basys...

于 2023-06-18 发布 文件大小:349.04 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

A VHDL source code for testing the digits and the switches on a spartan 3 basys board

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.
    用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3
    2023-01-19 01:15:04下载
    积分:1
  • AD
    说明:  FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
    2021-04-14 21:18:55下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • xapp1161
    多相滤波系统的设计与实现,有MATLAB仿真程序,有sysgen的系统仿真,还有VHDL代码,其中还有FIR的系数参数等等(Polyphase filter system, the design and implementation includes a MATLAB simulation program, sysgen system simulation, and VHDL code, including FIR coefficient parameters, and so on )
    2021-02-15 17:29:47下载
    积分:1
  • cla - Copy
    ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • vhdl5
    program for half subtractor.
    2009-10-02 16:10:13下载
    积分:1
  • Verilog 下 16位除法算法程序,高精度,固定17个时钟周期
    Verilog 下 16位除法算法程序,高精度,固定17个时钟周期-Verilog under 16 division algorithm procedures, high-precision, fixed in 17 clock cycles
    2022-01-27 13:18:06下载
    积分:1
  • chuankou_huihuan
    FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • FPGA的专业综合工具,学习此第三方工具的经典教程
    FPGA的专业综合工具,学习此第三方工具的经典教程-FPGA 专 业 酆 危 撸 学魏 说 叩 木坛
    2022-05-24 03:46:54下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载