网站首页

三态以太网verilog代码

于 2023-06-19 发布文件大小:3.20 MB

 0  218

下载积分: 2 下载次数: 1

我要下载

代码说明：

10_100_1000 Mbps tri-mode ethernet MAC implements a MAC controller conforming to IEEE 802.3 specification. It is designed using less than 2000 LCs/LEs to implement full function. It will use inferred PADs to reduce technology dependancies. The whole project will be finished in TEN weeks inluding verilog coding,RTL level verification. A GUI configuration interface,created by tcl/tk script language,is convenient for configuring optional modules,FiFo depth and verifcation parameters. Furthermore,a verifcation system was designed with tcl/tk user interface,by which the stimulus can be generated automatically and the output packets can be verified with CRC-32 checksum.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

03-verilog-11
Verilog reference book

2015-02-06 09:03:48下载

积分：1
fre
本设计是基于EP4CE15F17C8N和12864液晶的频率计程序(The design is based EP4CE15F17C8N and 12864 LCD frequency meter program)

2015-08-12 08:39:32下载

积分：1
Get-20-point
this program get 20 point from user and draw functions.

2014-01-09 03:25:06下载

积分：1
sp6ex5
xilinx SP6系列的3-8译码器实现(Implementation of Xilinx SP6 Series 3-8 Decoder)

2020-06-22 21:40:01下载

积分：1
SPI_UART
SPI读写AD9361，通过串口回读关键寄存器读写是否正确。(SPI reads and writes AD9361, reads and writes the key registers correctly through the serial port.)

2018-11-19 10:54:24下载

积分：1
commonly used verilog skills
它有verilog的学习例程，非常好的学习。分享是好的。请检查它，初学者练习很好。我喜欢并分享它，希望它对其他人也有用

2022-03-07 10:50:46下载

积分：1
hgb_pci_host
说明：内有一PCI 主和PCI从，PCI TARGET 都是公开代码的，是工程文件，有仿真工程，使用说明。觉得好的就推荐一下。本PCI_HOST目前支持： 1、对目标PCI_T进行配置； 2、对目标进行单周期读写； 3、可以工作在33MHZ和66MHZ 4、支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的！！！软件里面调试仿真了半天，终于调通了，到了下载就突然弹出窗口说包含了有限制的IP CORE，是限制使用的(There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of)

2008-09-16 18:57:25下载

积分：1
13_CMOS_OV7725_Gray_Mean_Filter
基于FPGA开发的均值滤波程序，效率很高，非常有用(Based on FPGA development of the mean filter program)

2017-09-25 19:06:06下载

积分：1
UART
说明： Task4 for learning verilog

2019-05-28 12:31:15下载

积分：1
jiaotongdeng
交通灯控制系统VHDL源码，用VHDL语言、MAXPLUS2环境设计实现(VHDL core)

2009-03-05 20:01:07下载

积分：1

696516资源总数
106442会员总数
11今日下载

三态以太网verilog代码

0 个回复

热门标签

热门下载