登录
首页 » VHDL » 花了两周我们已经做出了一些改变,Altera DE1,DE2 PS2的IP

花了两周我们已经做出了一些改变,Altera DE1,DE2 PS2的IP

于 2023-07-13 发布 文件大小:27.03 kB
0 106
下载积分: 2 下载次数: 1

代码说明:

花了半个月才改好的Atera DE1/DE2 ps2 IP 驱动核。放在FPGA工程目录下可以直接使用。本IP能够驱动PS/2键盘和鼠标。使用时只要调用HAL目录下的文件即可以直接使用!-Spent a good two weeks we have made some changes Atera DE1/DE2 ps2 IP-driven nuclear. On the FPGA project directory can be used directly. The IP to drive PS/2 keyboard and mouse. When used as long as the call HAL directory file that can be used directly!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • a good use of the Verilog Programming cpu procedures, we must make good use of.
    一个很好的利用verilog编程实现的cpu程序,一定要好好利用。-a good use of the Verilog Programming cpu procedures, we must make good use of.
    2023-03-28 18:35:03下载
    积分:1
  • 主要是RS
    主要是RS-232串行接口技术并且通过了串行收发器UART的开发实例演示了接口设计的基本步骤程序-Is RS-232 serial interface technology and, through a serial UART transceiver development of interface design examples demonstrate the basic steps of the procedure
    2022-03-17 15:36:56下载
    积分:1
  • D触发器,T触发器计数器MUX采用主动HDL可以运行使用3.2版本…
    d flip flop t flip flop counter mux using active hdl can be run using 3.2 version and creating new design
    2023-06-18 04:40:03下载
    积分:1
  • wp_max_flash
    FPGA中FLASH配置控制源码,VHDL和Verilog(FPGA source code in the FLASH configuration control, VHDL and Verilog)
    2007-12-11 15:57:15下载
    积分:1
  • vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容...
    用vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容-Using VHDL language to realize four parallel adder function is a must for learning the content of undergraduate
    2022-05-12 13:50:07下载
    积分:1
  • VHDL语言教材
    VHDL语言教材-The teaching material of VHDL Language
    2022-02-25 16:17:11下载
    积分:1
  • VHDL_SPISLAVE
    spi-slave通信的vhdl实现及其仿真(VHDL implementation of spi-slave communication)
    2017-12-16 18:28:15下载
    积分:1
  • uart
    实现与电脑端串行数据发送与接收,波特率为9600(Realize serial data sending and receiving with the computer terminal)
    2017-10-04 01:30:01下载
    积分:1
  • ADc
    与单片机相比,用CPLD/FPGA器件更适合于直接对高速AD采样控制。本实验接口器件为ADC0809,根据ADC0809的工作时序使用CPLD产生该控制信号,CPLD启动AD转换后,得到的数据送至单片机并在PC机及数码管上显示AD转换结果。(Compared with the microcontroller, CPLD/FPGA devices more suitable for direct sampling control of high-speed AD. The interface of the experimental device for the ADC0809 ADC0809 Timing CPLD is used to generate the control signal, the CPLD to start the AD conversion, the data sent to the microcontroller and the AD conversion result on the PC and digital tube display)
    2021-03-29 11:19:10下载
    积分:1
  • This program is Verlog language program, using QUARTUS6.0 preparation, program i...
    本程序为Verlog语言程序,采用QUARTUS6.0编写,程序实现的功能是控制AD2S80的转换和和数据总线上数据的读取-This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
    2022-02-10 16:51:45下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载