登录
首页 » VHDL » vhdl学习方法,含有大量的vhdl源代码,对vhdl的语法的介绍

vhdl学习方法,含有大量的vhdl源代码,对vhdl的语法的介绍

于 2023-07-17 发布 文件大小:6.50 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

vhdl学习方法,含有大量的vhdl源代码,对vhdl的语法的介绍-VHDL source习laugh Yang, Yi bleed at the nose cavity submerged stresses measured tungsten Daitou VHDL, VHDL-Qin Pang Yang cavity cavity Geng Zhuang

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。...
    该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。-the program is to achieve the n-bit full adder, first using the door with non-realization of a family- and finally realize the full n-bit adder.
    2022-01-24 17:35:43下载
    积分:1
  • A simple sequential lights
    A simple sequential lights
    2022-08-17 06:37:02下载
    积分:1
  • RS232 data transmitter, suitable for beginners VHDL reference
    RS232数据发送器,适合于VHDL的初学者参考-RS232 data transmitter, suitable for beginners VHDL reference
    2022-03-15 09:13:00下载
    积分:1
  • 8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...
    8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
    2022-12-18 19:40:04下载
    积分:1
  • fpga
    ldpc码的FPGA编译与仿真实现,欢迎分享,分享快乐。(LDPC code compilation and simulation。)
    2014-05-24 17:32:11下载
    积分:1
  • 16位元浮点数CPU,可作运算,以VHDL编写
    16位元浮点数CPU,可作运算,以VHDL编写-16-bit floating point CPU, can be used for computing in order to prepare VHDL
    2022-05-17 06:20:07下载
    积分:1
  • can_init
    说明:  通过SPI接口实现FPGA和MCP2515独立CAN芯片通信,功能使用modelsim仿真,实现了配置、接收、发送功能。(The communication between FPGA and MCP2515 independent can chip is realized by SPI interface. The function is simulated by Modelsim, and the function of configuration, receiving and sending is realized.)
    2020-12-30 09:28:59下载
    积分:1
  • CH4CH2CH1VHDL 数字电路参考书所有程序7
    CH4CH2CH1VHDL 数字电路参考书所有程序7-CH4CH2CH1VHDL digital circuit reference all proceedings 7
    2022-07-28 00:29:41下载
    积分:1
  • digital-design-and-synthesis
    Verilog HDL 数字设计与综合,夏宇闻译。本书重点关注如何应用verilog语言进行数字电路和系统的设计和验证,不仅讲解语法,更从基本概念讲起,逐渐过渡到编程语言接口以及逻辑综合等高级主题。(The design and synthesis of Verilog HDL digital, Xia Wen translation. The book focused on how to apply the verilog language for the design and verification of digital circuits and systems, not only explain the grammar, the more I start from the basic concept, and a gradual transition to advanced topics such as programming language interface and logic synthesis.)
    2012-10-23 00:16:59下载
    积分:1
  • 从两个小的产生更广泛的ALU
    Generating a wider ALU from two small ones
    2022-07-18 07:53:37下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载