登录
首页 » VHDL » 收集了目前关于FPGA设计的论坛,大家如果有什么疑问,可以到这些论坛上求助。...

收集了目前关于FPGA设计的论坛,大家如果有什么疑问,可以到这些论坛上求助。...

于 2023-07-21 发布 文件大小:13.10 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

收集了目前关于FPGA设计的论坛,大家如果有什么疑问,可以到这些论坛上求助。-The collection of the current design of the forum on the FPGA, there is little doubt if the U.S. can go to for help on these forums.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BCH_EncDec_Matlab
    bch编解码的完整版,本人已经做过fpga实现,就是按照该程序为原型,绝对可运行(bch decoding the full version, I have done fpga implementation is in accordance with the procedure for the prototype, can certainly run)
    2011-10-27 21:55:11下载
    积分:1
  • pylori
    A VANET research program
    2012-08-23 21:50:13下载
    积分:1
  • Digital-Electronic-Technology
    这本书介绍了数字应用的底层电路设计的理论及实验程序,非常有用,是一本很好的工具书。(This book describes the application of the underlying digital circuit design theory and experimental procedures, very useful, is a good tool.)
    2014-04-11 17:43:21下载
    积分:1
  • 一篇用VHDL实现快速傅立叶变换的论文
    一篇用VHDL实现快速傅立叶变换的论文,包括原理分析和代码实现,印度圣雄甘地大学M.A.学院提供(VHDL with a Fast Fourier Transform papers, including the principle of analysis and implementation of the code, the Mahatma Gandhi Institute of the University of Marat)
    2004-10-05 11:06:01下载
    积分:1
  • Verilog languages with four arithmetic logic unit ALU, functional reference to 7...
    用verilog语言编写的4位算术逻辑单元ALU,功能参考74181,包含.v文件以及测试用.vwf文件-Verilog languages with four arithmetic logic unit ALU, functional reference to 74,181, including. V documents and testing. Vwf document
    2023-07-06 11:15:03下载
    积分:1
  • AD_100k
    说明:  ADC Reference code!Clock 100kHz
    2020-06-24 10:40:02下载
    积分:1
  • traffic_lights
    用Verilog实现的交通信号灯控制,主干道和支路通行的时间不相等(Using Verilog implementation of traffic signal control, the trunk road and the slip is not the same passage of time)
    2009-03-28 18:31:31下载
    积分:1
  • serial_communication
    说明:  串口操作源代码,本代码采用veilog hdl语言编写,并经过本人多次验证。(source code, the code used veilog HDL language, and after I repeatedly verified.)
    2006-04-06 09:38:19下载
    积分:1
  • spi
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
    2021-04-29 10:58:43下载
    积分:1
  • f_adder
    一位加法全加器,可以实现低位进位输入和高位进位输出。(full adder)
    2009-12-24 15:40:39下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载