登录
首页 » VHDL » 8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...

8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...

于 2023-07-28 发布 文件大小:1.19 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs-eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LCD1602测试程序
    说明:  实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • usb2lpt
    German REAL LPT! USB2LPT
    2012-08-05 03:33:40下载
    积分:1
  • This procedure for the Verilog control ADC all procedures can be applied to test
    此程序为Verilog控制ADC的全部程序,已检验可以应用-This procedure for the Verilog control ADC all procedures can be applied to test
    2023-04-20 20:25:03下载
    积分:1
  • 123456789
    给出了SVPWM算法的详细FPGA实现方法!(A detailed FPGA SVPWM algorithm to achieve the method!)
    2017-04-05 13:50:53下载
    积分:1
  • ds1820
    基于FPGA的温度控制系统 VHDL 数码管显示温度 ds1820 温度报警(The temperature control system based on FPGA VHDL digital display temperature ds1820 temperature alarm)
    2015-01-06 14:08:43下载
    积分:1
  • 用VHDL langhantdma
    用VHDL语言实现TDMA编码,简单,明了。看标注就可以看懂-use vhdl langhanTDMA
    2022-01-30 18:52:37下载
    积分:1
  • all passed, I was carefully designed, fully meet the requirements of beginners....
    全部通过,是我的精心设计,完全满足初学者的要求。0-99自动记数-all passed, I was carefully designed, fully meet the requirements of beginners. 0-99 automatic counting
    2022-05-05 06:11:20下载
    积分:1
  • This procedure to design an FPGA
    本程序设计一个基于FPGA的4相步进电机定位控制系统。由步进电机方向设定电路模块、步进电机步进移动与定位控制模块和编码输出模块构成。前两个模块完成电机旋转方向设定,激磁方式设定和定位角度的换算等工作,后一个模块用于对换算后的角度量编码输出。-This procedure to design an FPGA-based 4-phase stepper motor positioning control system. Direction set by the stepper motor circuit module, stepper motor stepper movement and positioning control module and the code output modules. The first two modules complete the motor rotation direction setting, exciting way of setting the angle and positioning of the conversion work, after a module for the point of view of the volume of converted output encoding.
    2022-05-09 09:25:30下载
    积分:1
  • VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.
    VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.
    2022-02-20 20:59:44下载
    积分:1
  • hilbert_m
    基于FPGA的希尔伯特变化的verilog代码(Hilbert change verilog code)
    2020-10-19 09:37:25下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载