登录
首页 » VHDL » 可综合的vhdl设计特点.pdf

可综合的vhdl设计特点.pdf

于 2023-08-19 发布 文件大小:98.13 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

可综合的vhdl设计特点.pdf-synthesizable VHDL design features. Pdf

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4x4 KEYPAD median counter input, input their own definition of the median
    4X4 KEYPAD 的输入位数计数器,可以自己定义输入的位数-4x4 KEYPAD median counter input, input their own definition of the median
    2022-01-27 22:09:15下载
    积分:1
  • 8051 verilog achieve, enclosing testbench, c language debugging procedures
    8051的verilog实现,内附testbench,c语言调试程序-8051 verilog achieve, enclosing testbench, c language debugging procedures
    2022-10-21 05:35:03下载
    积分:1
  • FPGA
    FPGA的学习指南,绝对经典,内容比较超值,我已经细心读过了,讲解清晰,快速入门。-FPGA-study guide, an absolute classic, the content of more value, I have carefully read, and to explain clearly, Getting Started.
    2023-07-28 14:25:03下载
    积分:1
  • The source code for the Nios II development of an example, the main demonstratio...
    本源码为Nios II的开发示例,主要演示Nios II的SPI总线设计。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II design of the SPI bus. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
    2022-06-27 00:21:06下载
    积分:1
  • verilog digital stopwatch to achieve accurate to 10ms
    verilog实现的数字跑表 精确到10ms-verilog digital stopwatch to achieve accurate to 10ms
    2022-04-18 11:51:54下载
    积分:1
  • div_fru
    介绍分频器的好资料。不光有奇数分频、偶数分频,还有小数分频。相信把这个资料理解透了后以后分频器的设计就不是问题了。(Introduction divider good information. Not only have an odd frequency, even frequency, there are fractional. I believe understanding this information through the post after the Divider is not a problem.)
    2010-06-17 21:52:55下载
    积分:1
  • 基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有
    基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有-The octave-based EDA player automatically have a flower design language VHDL design
    2022-07-23 01:54:55下载
    积分:1
  • VHDL手册很不错,适合硬件描述语言指南
    VHDL handbook is very nice and suitable guide to HVDL language
    2022-04-17 19:38:41下载
    积分:1
  • McBSP
    CPLD对mcbsp的收发操作,占用资源很少(CPLD to mcbsp transceiver operation, small footprint)
    2011-09-14 16:19:51下载
    积分:1
  • pll
    说明:  fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载