登录
首页 » VHDL » 可综合的vhdl设计特点.pdf

可综合的vhdl设计特点.pdf

于 2023-08-19 发布 文件大小:98.13 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

可综合的vhdl设计特点.pdf-synthesizable VHDL design features. Pdf

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • project1
    音乐计算器的设计与实现。完成加减与或比较计算,能显示进位借位零位,能根据结果的正负发出两首不同的音乐。(Design and implementation of music calculator. Complete addition and subtraction and comparison calculation, can display carry and borrow zero, can send out two different music according to the positive and negative results.)
    2020-08-16 23:38:25下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • FPGA_CPLD-SHC
    FPGA_CPLD-SHC多款FPGA CPLD开发板的原理图,很好的线路设计参考(FPGA_CPLD-SHC Variety of FPGA CPLD development board schematics, a good reference circuit design)
    2013-03-04 23:36:01下载
    积分:1
  • shiyan5
    应用布莱克曼窗实现FIR滤波器,并绘制相应波形图案(Application Blackman window FIR filter, and draw the corresponding waveform pattern)
    2014-01-09 11:50:49下载
    积分:1
  • 曼彻斯特编解码,是Verilog语言代码,不多介绍了,用途非常广泛了...
    曼彻斯特编解码,是Verilog语言代码,不多介绍了,用途非常广泛了-Manchester encoding and decoding is the Verilog language code, introduced a few, a very extensive use
    2022-04-01 23:58:18下载
    积分:1
  • C51 verilog 源代码,可以在逻辑中实现51单片机功能
    C51 verilog 源代码,可以在逻辑中实现51单片机功能-C51 verilog
    2022-08-18 06:28:41下载
    积分:1
  • DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说...
    DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说它的频率转换时间就是频率控制字的传输时间,-DDS frequency conversion can be considered similar to real-time, this is because it is the phase sequence in time is discrete, in the frequency control word change after one clock cycle to go through before a new phase in accordance with the incremental increase, so it can be said of the frequency switching time is the frequency control word transmission time,
    2022-02-13 18:40:44下载
    积分:1
  • 在SOPC下制作自定义部件(PWM发生器)的源程序,包括硬件描述HDL文件和驱动程序文件...
    在SOPC下制作自定义部件(PWM发生器)的源程序,包括硬件描述HDL文件和驱动程序文件-Produced in the SOPC custom component (PWM generator) of the source, including hardware description HDL files and driver files
    2022-03-19 04:54:11下载
    积分:1
  • shuzifujieqi
    主要给出准循环的LDPC码编码实现方法,译码方法选择,并给出了帧同步的解决方法(Give the main quasi-cyclic LDPC codes achieve coding method, decoding method of selection, and give the frame synchronization solution)
    2009-03-14 17:22:33下载
    积分:1
  • zedboard
    xilinx的zed板详细开发资料,对初学者和开发人员都有帮助(The Xilinx zed board detailed development information, helpful for beginners and developers)
    2013-04-22 16:44:31下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载