登录
首页 » VHDL »  M4A564/32 CPLD VHDLA程序,调试可用,51扩展.

 M4A564/32 CPLD VHDLA程序,调试可用,51扩展.

于 2023-08-25 发布 文件大小:956.00 B
0 108
下载积分: 2 下载次数: 1

代码说明:

 M4A564/32 CPLD VHDLA程序,调试可用,51扩展.-M4A564/32 CPLD VHDLA procedures, debugging is available, 51 to expand.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rs232
    用Verilog语言实现了UART串行通信协议(Verilog language used to achieve a UART serial communication protocol)
    2015-08-21 20:26:16下载
    积分:1
  • 123.rar
    請設計一個8位元移位暫存器,規格如下: 當控制線S1,S2輸入為00時,平行載入; 當控制線S1,S2輸入為01時,在一時脈內向右shift 1位元; 當控制線S1,S2輸入為10時,在一時脈內向右shift 2位元; 當控制線S1,S2輸入為11時,在一時脈內向右shift 3位元 (Serial Adder)
    2009-12-08 00:02:56下载
    积分:1
  • verilog 比较基础的教程 呵呵 新手学习学习啊 大家有资料工乡
    verilog 比较基础的教程 呵呵 新手学习学习啊 大家有资料工乡-basis of comparison of the tutorial Verilog Ha ha ah novice learn Rural U.S. Data Works
    2023-08-29 03:10:03下载
    积分:1
  • 用Verilog编写的USB下载线程序实现USB协议和JTAG…
    用verilog编写的USB下载线程序 实现USB协议和JTAG接口的数据转换实现状态机。-Verilog prepared using USB download cable program realize USB protocol and JTAG interface to achieve data conversion state machine.
    2022-01-22 17:32:28下载
    积分:1
  • 基于IIC的EEPROM模型代码
    说明:  基于IIC协议的EEPROM模型,可实现串行数据转并行数据,并行数据转串行数据,分为EEPROM模块,EEPROM_WR模块,signal模块,Top模块(The EEPROM model based on IIC protocol can convert serial data to parallel data and parallel data to serial data. It is divided into EEPROM module and EEPROM module_ WR module, signal module, top module)
    2020-10-02 00:30:24下载
    积分:1
  • EMIF
    EMIF接口调试代码,使用的是Verilog语言,FPGA与DSP通信,测试成功(EMIF interface debugging code that USES the Verilog language, FPGA and DSP communication, testing success)
    2020-12-04 10:39:24下载
    积分:1
  • add_noisem
    把指定的噪声叠加到信号上去.有标准噪声库NOISEX-92,其中带有白噪声、办公室噪声、工厂噪声、汽车噪声、坦克噪声等等,在信号处理中往往需要把库中的噪声叠加到信号中去,而噪声的采样频率与纯信号的采样频率往往不一致,需要采样频率的校准。 (The specified noise superimposed to the signal up. Standard noise library NOISEX-92, with white noise, office noise, factory noise, car noise, tank noise in the signal processing often requires noise to be superimposed in the library The signal to noise of the sampling frequency and pure signal sampling frequency is often inconsistent sampling frequency of calibration.)
    2012-08-10 14:18:33下载
    积分:1
  • RS_255_223_ENCODER
    rs255编码解码器,verilog描述,FPGA实现(RS255 223 ENCODER)
    2015-03-30 09:52:09下载
    积分:1
  • 这是用Verilog HDL写的可调占空比分频控制器,可以挂在Avalon总线上使用...
    这是用Verilog HDL写的可调占空比分频控制器,可以挂在Avalon总线上使用-This is written in Verilog HDL with adjustable duty cycle frequency controller, can be hung on the Avalon bus use
    2022-09-09 08:45:02下载
    积分:1
  • This an interpolating by 2 half
    This an interpolating by 2 half-band filter with 79 taps (40 none-zero coefficients).
    2022-03-06 22:11:21下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载