登录
首页 » VHDL » 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设...

数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设...

于 2023-08-29 发布 文件大小:169.70 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用 并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。-NC divider output signal frequency is a function of input data. Using traditional methods of design, process and circuit design are complex and can modify the design of the results are poor and portability. NC VHDL divider based on the design, the whole process simple, fast, easy to modify, strong portability. He can use preset number of parallel addition and subtraction counter counter to achieve. Widely used in electronic equipment, musical instruments and other digital electronic systems.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发...
    同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零 -synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
    2023-05-29 03:45:03下载
    积分:1
  • JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    JOP的RAM VHDL源码,经典的经典,不易找到的好东东,-JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    2022-10-01 16:00:03下载
    积分:1
  • FirlterTeam
    数字滤波器组。包含matlab程序和word说明。通过一个低通数字滤波器和多个带通数字滤波器组合成一个滤波器组(Groups of the digital filter. Contains matlab program and word description. Through the combination of a low pass digital filter, and a plurality of band-pass digital filter into a filter bank)
    2013-01-15 20:38:33下载
    积分:1
  • flashZ
    FPGA控制m25p16flash芯片读写控制spi协议 可实现擦除写入读出功能(SPI protocol for read and write control of m25p16 flash chip controlled by FPGA Erase Write-Read Function)
    2018-12-19 16:10:59下载
    积分:1
  • LCD的Spartan3E FPGA VI
    LCD SpartaN3E fpga vi
    2022-01-29 03:37:34下载
    积分:1
  • 全数字fsk调制解调的实现 verilog源码
    全数字fsk调制解调的实现 verilog源码-All-digital realization of fsk modem verilog source code
    2023-04-11 15:55:04下载
    积分:1
  • cyc2_cii5v1
    这是1C6开发板上元件的具体资料。此开发板有掉电不丢失程序的功能,就是靠着几个芯片(development board components specific information. This development board is not lost restart procedures, it was relying on a few chips)
    2007-02-15 10:22:14下载
    积分:1
  • 用VHDL编写的RS232串口的通信程序
    用VHDL编写的RS232串口的通信程序-Written with the VHDL serial RS232 communication program
    2022-05-06 01:41:31下载
    积分:1
  • DE2_CCD_detect
    de2,altera fpga
    2011-04-14 11:14:32下载
    积分:1
  • 13.3_Tracing
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动跟踪(System Generator based image processing engineering, multimedia processing on FPGA source, video-based motion tracking)
    2020-11-04 17:39:51下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载